{"id":"https://openalex.org/W2090519826","doi":"https://doi.org/10.1109/cicc.2013.6658520","title":"A 1/10000 lower error rate achievable SSD controller with Message-Passing Error Correcting Code architecture and Parity Area Combined scheme","display_name":"A 1/10000 lower error rate achievable SSD controller with Message-Passing Error Correcting Code architecture and Parity Area Combined scheme","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2090519826","doi":"https://doi.org/10.1109/cicc.2013.6658520","mag":"2090519826"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2013.6658520","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2013.6658520","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2013 Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100399915","display_name":"Kai Li","orcid":"https://orcid.org/0000-0002-6040-0220"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Kai Li","raw_affiliation_strings":["Siglead Inc., Yokohama-city, Japan","Siglead Inc., Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Siglead Inc., Yokohama-city, Japan","institution_ids":[]},{"raw_affiliation_string":"Siglead Inc., Yokohama, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024562047","display_name":"Mitsuyoshi Ito","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mitsuyoshi Ito","raw_affiliation_strings":["Siglead Inc., Yokohama-city, Japan","Siglead Inc., Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Siglead Inc., Yokohama-city, Japan","institution_ids":[]},{"raw_affiliation_string":"Siglead Inc., Yokohama, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039411716","display_name":"Atsushi Esumi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Atsushi Esumi","raw_affiliation_strings":["Siglead Inc., Yokohama-city, Japan","Siglead Inc., Yokohama, Japan"],"affiliations":[{"raw_affiliation_string":"Siglead Inc., Yokohama-city, Japan","institution_ids":[]},{"raw_affiliation_string":"Siglead Inc., Yokohama, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100399915"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.16851162,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9836000204086304,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9699000120162964,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bch-code","display_name":"BCH code","score":0.7938303351402283},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7103573679924011},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.6627418994903564},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5266836881637573},{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.4744894504547119},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.45553019642829895},{"id":"https://openalex.org/keywords/word-error-rate","display_name":"Word error rate","score":0.45170652866363525},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35262054204940796},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33745914697647095},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.12239405512809753},{"id":"https://openalex.org/keywords/speech-recognition","display_name":"Speech recognition","score":0.07372692227363586}],"concepts":[{"id":"https://openalex.org/C42276685","wikidata":"https://www.wikidata.org/wiki/Q795705","display_name":"BCH code","level":3,"score":0.7938303351402283},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7103573679924011},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.6627418994903564},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5266836881637573},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.4744894504547119},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.45553019642829895},{"id":"https://openalex.org/C40969351","wikidata":"https://www.wikidata.org/wiki/Q3516228","display_name":"Word error rate","level":2,"score":0.45170652866363525},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35262054204940796},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33745914697647095},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.12239405512809753},{"id":"https://openalex.org/C28490314","wikidata":"https://www.wikidata.org/wiki/Q189436","display_name":"Speech recognition","level":1,"score":0.07372692227363586}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2013.6658520","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2013.6658520","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2013 Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1981009091","https://openalex.org/W2147248622","https://openalex.org/W2942537621","https://openalex.org/W3140968660"],"related_works":["https://openalex.org/W2577537206","https://openalex.org/W2066694005","https://openalex.org/W3172524400","https://openalex.org/W1723747798","https://openalex.org/W2121197955","https://openalex.org/W4225319325","https://openalex.org/W2313229959","https://openalex.org/W2354450728","https://openalex.org/W2124455219","https://openalex.org/W2484855765"],"abstract_inverted_index":{"A":[0],"new":[1],"Error":[2],"Correcting":[3],"Code":[4],"(ECC)":[5],"solution":[6,58],"aiming":[7],"to":[8],"improve":[9],"the":[10],"reliability":[11],"of":[12,44,52,60],"NAND":[13],"flash":[14],"memory":[15],"(NAND)":[16],"is":[17,30],"proposed.":[18],"Implemented":[19],"in":[20,27],"Solid-State":[21],"Drive":[22],"(SSD)":[23],"controller":[24],"IC":[25],"(Fabricated":[26],"TSMC65LP),":[28],"it":[29],"confirmed":[31],"that":[32],"more":[33],"than":[34],"1/10000":[35],"lower":[36],"error":[37],"rate":[38],"without":[39],"increasing":[40],"redundant":[41],"bits":[42],"(parity)":[43],"conventional":[45],"BCH":[46],"code,":[47],"and":[48,69],"1.7x":[49],"longer":[50],"endurance":[51],"SSD":[53],"can":[54],"be":[55],"achieved.":[56],"This":[57],"consists":[59],"two":[61],"independent":[62],"techniques:":[63],"MP-ECC,":[64],"a":[65,71],"Message-Passing":[66],"ECC":[67,75],"architecture;":[68],"PAC,":[70],"Parity":[72],"Area":[73],"Combined":[74],"scheme.":[76]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
