{"id":"https://openalex.org/W1968175102","doi":"https://doi.org/10.1109/cicc.2013.6658470","title":"A 9.2-GHz digital phase-locked loop with peaking-free transfer function","display_name":"A 9.2-GHz digital phase-locked loop with peaking-free transfer function","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1968175102","doi":"https://doi.org/10.1109/cicc.2013.6658470","mag":"1968175102"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2013.6658470","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2013.6658470","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2013 Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024860679","display_name":"Sigang Ryu","orcid":"https://orcid.org/0000-0001-5307-8117"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Sigang Ryu","raw_affiliation_strings":["Seoul National University, Gwanak-gu, Seoul, KR","Inter-Univ. Semicond. Res. Center, Seoul Nat. Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Gwanak-gu, Seoul, KR","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Inter-Univ. Semicond. Res. Center, Seoul Nat. Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039689833","display_name":"Hwanseok Yeo","orcid":"https://orcid.org/0000-0001-8910-4532"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hwanseok Yeo","raw_affiliation_strings":["Seoul National University, Gwanak-gu, Seoul, KR","Inter-Univ. Semicond. Res. Center, Seoul Nat. Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Gwanak-gu, Seoul, KR","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Inter-Univ. Semicond. Res. Center, Seoul Nat. Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102784518","display_name":"Yoontaek Lee","orcid":"https://orcid.org/0000-0001-9319-2889"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yoontaek Lee","raw_affiliation_strings":["Seoul National University, Gwanak-gu, Seoul, KR","Inter-Univ. Semicond. Res. Center, Seoul Nat. Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Gwanak-gu, Seoul, KR","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Inter-Univ. Semicond. Res. Center, Seoul Nat. Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020187042","display_name":"Seuk Son","orcid":"https://orcid.org/0000-0003-4141-9425"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seuk Son","raw_affiliation_strings":["Seoul National University, Gwanak-gu, Seoul, KR","Inter-Univ. Semicond. Res. Center, Seoul Nat. Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Gwanak-gu, Seoul, KR","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Inter-Univ. Semicond. Res. Center, Seoul Nat. Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015393579","display_name":"Jaeha Kim","orcid":"https://orcid.org/0000-0003-2237-3134"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaeha Kim","raw_affiliation_strings":["Seoul National University, Gwanak-gu, Seoul, KR","Inter-Univ. Semicond. Res. Center, Seoul Nat. Univ., Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Gwanak-gu, Seoul, KR","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Inter-Univ. Semicond. Res. Center, Seoul Nat. Univ., Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5024860679"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":1.1823,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.80280239,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.9227946996688843},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8367984294891357},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.804408609867096},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.6235958337783813},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.5715442895889282},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.5624293088912964},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5354959964752197},{"id":"https://openalex.org/keywords/transfer-function","display_name":"Transfer function","score":0.5002002716064453},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.498401403427124},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48938626050949097},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4780207872390747},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.4597189426422119},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.45760464668273926},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.4356839060783386},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4289499521255493},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3926104009151459},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32167619466781616},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.312640905380249},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19380080699920654},{"id":"https://openalex.org/keywords/variable-frequency-oscillator","display_name":"Variable-frequency oscillator","score":0.17758053541183472},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13487964868545532},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.10281842947006226}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.9227946996688843},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8367984294891357},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.804408609867096},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.6235958337783813},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.5715442895889282},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.5624293088912964},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5354959964752197},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.5002002716064453},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.498401403427124},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48938626050949097},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4780207872390747},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.4597189426422119},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.45760464668273926},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4356839060783386},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4289499521255493},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3926104009151459},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32167619466781616},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.312640905380249},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19380080699920654},{"id":"https://openalex.org/C120164764","wikidata":"https://www.wikidata.org/wiki/Q705396","display_name":"Variable-frequency oscillator","level":4,"score":0.17758053541183472},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13487964868545532},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.10281842947006226},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2013.6658470","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2013.6658470","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2013 Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1606253031","https://openalex.org/W2013552207","https://openalex.org/W2067333289","https://openalex.org/W2113608937","https://openalex.org/W2114287751","https://openalex.org/W2124140800","https://openalex.org/W2166624160"],"related_works":["https://openalex.org/W2401428732","https://openalex.org/W150743853","https://openalex.org/W2992346850","https://openalex.org/W2415980476","https://openalex.org/W2401743820","https://openalex.org/W2354050524","https://openalex.org/W766471173","https://openalex.org/W1990401855","https://openalex.org/W1968175102","https://openalex.org/W4385624389"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,10,24,28,71,87,100,110,116,129,133,145,164],"digital":[4,58,125],"phase-locked":[5],"loop":[6,54],"(PLL)":[7],"that":[8,78],"realizes":[9,109],"peaking-free":[11,46,53],"jitter":[12,97,152],"transfer.":[13],"That":[14],"is":[15,68],"the":[16,35,44,48,52,80,96],"PLL's":[17],"second-order":[18],"transfer":[19],"function":[20],"does":[21,30],"not":[22,31],"have":[23],"closed-loop":[25],"zero.":[26],"Such":[27],"PLL":[29,50,92,126,143],"exhibit":[32],"overshoots":[33],"in":[34,57,128],"phase":[36,155],"step":[37],"response":[38],"and":[39,91,153],"achieves":[40],"fast":[41,134],"settling.":[42],"Unlike":[43],"previously-reported":[45],"PLLs":[47],"proposed":[49],"implements":[51],"filter":[55],"directly":[56],"domain":[59],"without":[60],"requiring":[61],"additional":[62],"components.":[63],"A":[64],"time-to-digital":[65],"converter":[66],"(TDC)":[67],"implemented":[69],"as":[70],"set":[72,114],"of":[73,137],"three":[74],"binary":[75],"phase-frequency":[76],"detectors":[77],"oversample":[79],"timing":[81],"error":[82],"with":[83,106,139],"time-varying":[84],"offsets":[85],"achieving":[86],"linear":[88],"TDC":[89],"gain":[90,113],"bandwidth":[93],"insensitive":[94],"to":[95],"condition.":[98],"And":[99],"9.2-GHz":[101],"digitally-controlled":[102,120],"LC":[103],"oscillator":[104],"(DCO)":[105],"transformer-based":[107],"tuning":[108],"predictable":[111],"DCO":[112],"by":[115],"ratio":[117],"between":[118],"two":[119],"currents.":[121],"The":[122,142],"prototype":[123],"9.2-GHz-output":[124],"fabricated":[127],"65nm":[130],"CMOS":[131],"demonstrates":[132],"settling":[135],"time":[136],"1.58-\u03bcs":[138],"690-kHz":[140],"bandwidth.":[141],"has":[144],"3.477-ps":[146],"<inf":[147],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[148],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rms</inf>":[149],"divided":[150],"clock":[151],"\u2212120dBc/Hz":[154],"noise":[156],"at":[157,163],"10MHz":[158],"offset":[159],"while":[160],"dissipating":[161],"63.9-mW":[162],"1.2-V":[165],"supply.":[166]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}