{"id":"https://openalex.org/W2095296441","doi":"https://doi.org/10.1109/cicc.2013.6658428","title":"Corner models: Inaccurate at best, and it only gets worst \u2026","display_name":"Corner models: Inaccurate at best, and it only gets worst \u2026","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2095296441","doi":"https://doi.org/10.1109/cicc.2013.6658428","mag":"2095296441"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2013.6658428","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2013.6658428","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2013 Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018185112","display_name":"Colin C. McAndrew","orcid":"https://orcid.org/0000-0002-1901-8169"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Colin C. McAndrew","raw_affiliation_strings":["Freescale Semiconductor, Tempe, AZ 85284"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Tempe, AZ 85284","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112644979","display_name":"Ik-Sung Lim","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ik-Sung Lim","raw_affiliation_strings":["Freescale Semiconductor, Tempe, AZ 85284"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Tempe, AZ 85284","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084165678","display_name":"Brandt Braswell","orcid":"https://orcid.org/0000-0003-2783-8682"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Brandt Braswell","raw_affiliation_strings":["Freescale Semiconductor, Tempe, AZ 85284"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Tempe, AZ 85284","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079682880","display_name":"Doug Garrity","orcid":"https://orcid.org/0000-0003-3186-746X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Doug Garrity","raw_affiliation_strings":["Freescale Semiconductor, Tempe, AZ 85284"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Tempe, AZ 85284","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5018185112"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2364,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.62598912,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.872434675693512},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6623165011405945},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6065846681594849},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5907213091850281},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5895522832870483},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5727906823158264},{"id":"https://openalex.org/keywords/diode-or-circuit","display_name":"Diode-or circuit","score":0.5487960577011108},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5204346776008606},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.5076655149459839},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.46132367849349976},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4587900638580322},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.45236724615097046},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.44006669521331787},{"id":"https://openalex.org/keywords/linear-circuit","display_name":"Linear circuit","score":0.28522011637687683},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23425504565238953},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22265297174453735},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.13242018222808838},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.11328348517417908},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.06025862693786621}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.872434675693512},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6623165011405945},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6065846681594849},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5907213091850281},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5895522832870483},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5727906823158264},{"id":"https://openalex.org/C171065743","wikidata":"https://www.wikidata.org/wiki/Q5279089","display_name":"Diode-or circuit","level":5,"score":0.5487960577011108},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5204346776008606},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.5076655149459839},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.46132367849349976},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4587900638580322},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.45236724615097046},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.44006669521331787},{"id":"https://openalex.org/C194571574","wikidata":"https://www.wikidata.org/wiki/Q2251187","display_name":"Linear circuit","level":4,"score":0.28522011637687683},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23425504565238953},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22265297174453735},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.13242018222808838},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.11328348517417908},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.06025862693786621},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2013.6658428","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2013.6658428","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2013 Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W119001459","https://openalex.org/W1500470927","https://openalex.org/W1943862574","https://openalex.org/W2110245808","https://openalex.org/W2130139643","https://openalex.org/W4238717354"],"related_works":["https://openalex.org/W4242383160","https://openalex.org/W2154989823","https://openalex.org/W2031524324","https://openalex.org/W4229490312","https://openalex.org/W2171259878","https://openalex.org/W2112366950","https://openalex.org/W2295569708","https://openalex.org/W2141776905","https://openalex.org/W2132772730","https://openalex.org/W1934566655"],"abstract_inverted_index":{"Corner":[0],"(best-":[1],"and":[2,64,67],"worst-case)":[3],"models":[4,36,62],"have":[5],"been":[6],"a":[7],"mainstay":[8],"of":[9,45,49],"integrated":[10],"circuit":[11,50],"design":[12],"for":[13,21,39,71],"decades.":[14],"Obviously":[15],"they":[16,52],"can":[17,63],"be":[18],"effective,":[19],"especially":[20],"digital":[22,33],"CMOS":[23,34,73],"design.":[24],"However,":[25],"there":[26],"are":[27,37],"significant":[28],"inaccuracies":[29],"that":[30],"arise":[31],"when":[32],"corner":[35,61],"used":[38],"analog":[40,72],"circuits,":[41],"or":[42,47],"any":[43],"types":[44],"circuits":[46],"measures":[48],"performance":[51],"were":[53],"not":[54],"targeted":[55],"for.":[56],"This":[57],"paper":[58],"details":[59],"what":[60],"cannot":[65],"do,":[66],"shows":[68],"their":[69],"inadequacies":[70],"circuits.":[74]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}