{"id":"https://openalex.org/W2103740101","doi":"https://doi.org/10.1109/cicc.2012.6330689","title":"Increase of crosstalk noise due to imbalanced threshold voltage between NMOS and PMOS in sub-threshold logic circuits","display_name":"Increase of crosstalk noise due to imbalanced threshold voltage between NMOS and PMOS in sub-threshold logic circuits","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2103740101","doi":"https://doi.org/10.1109/cicc.2012.6330689","mag":"2103740101"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2012.6330689","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2012.6330689","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2012 Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004321250","display_name":"Hiroshi Fuketa","orcid":"https://orcid.org/0000-0003-0171-6679"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Fuketa","raw_affiliation_strings":["University of Tokyo, Japan","University of Tokyo, , Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"University of Tokyo, , Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043884951","display_name":"Ryo Takahashi","orcid":"https://orcid.org/0000-0001-5045-341X"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryo Takahashi","raw_affiliation_strings":["University of Tokyo, Japan","University of Tokyo, , Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"University of Tokyo, , Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003282110","display_name":"Makoto Takamiya","orcid":"https://orcid.org/0000-0003-0289-7790"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Takamiya","raw_affiliation_strings":["University of Tokyo, Japan","University of Tokyo, , Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"University of Tokyo, , Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005079654","display_name":"Masahiro Nomura","orcid":"https://orcid.org/0000-0003-3706-4836"},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Nomura","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Japan","Semiconductor Technology Academic Research Center (STARC), Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Japan","institution_ids":["https://openalex.org/I4210125918"]},{"raw_affiliation_string":"Semiconductor Technology Academic Research Center (STARC), Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008563407","display_name":"Hirofumi Shinohara","orcid":"https://orcid.org/0000-0001-5589-8397"},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hirofumi Shinohara","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Japan","Semiconductor Technology Academic Research Center (STARC), Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Japan","institution_ids":["https://openalex.org/I4210125918"]},{"raw_affiliation_string":"Semiconductor Technology Academic Research Center (STARC), Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112189116","display_name":"Takayasu Sakurai","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takayasu Sakurai","raw_affiliation_strings":["University of Tokyo, Japan","University of Tokyo, , Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"University of Tokyo, , Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4123,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59724418,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8516367673873901},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.7570604085922241},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.5775598287582397},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47936517000198364},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.431686669588089},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3560492694377899},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3501993417739868},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.34880781173706055},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3357508182525635},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3171378970146179},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.196957528591156},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.16406118869781494}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8516367673873901},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.7570604085922241},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.5775598287582397},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47936517000198364},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.431686669588089},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3560492694377899},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3501993417739868},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.34880781173706055},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3357508182525635},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3171378970146179},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.196957528591156},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.16406118869781494}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/cicc.2012.6330689","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2012.6330689","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2012 Custom Integrated Circuits Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.668.3760","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.668.3760","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://icdesign.iis.u-tokyo.ac.jp/2013_fuketa_increase.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.670.2564","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.670.2564","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://icdesign.iis.u-tokyo.ac.jp/2012_25.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W649475307","https://openalex.org/W2009198262","https://openalex.org/W2028122837","https://openalex.org/W2097579177","https://openalex.org/W2108368155","https://openalex.org/W2119081900","https://openalex.org/W2125788370","https://openalex.org/W2144898814","https://openalex.org/W2152296685"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2730314563","https://openalex.org/W2058541779"],"abstract_inverted_index":{"Abnormal":[0],"increase":[1],"of":[2,22,31,40,107,116,119,146,149],"the":[3,7,14,18,29,32,41,44,51,59,65,71,102,109,122,134,140,162],"crosstalk":[4,46,67,77,90],"noise":[5,47,68,78,91,111,141],"in":[6,97,131],"sub-threshold":[8,60],"logic":[9],"circuits":[10],"is":[11,35,48,80,159],"found":[12],"for":[13],"first":[15],"time.":[16],"When":[17],"threshold":[19],"voltages":[20],"(VTH)":[21],"nMOS":[23],"and":[24,28,83],"pMOS":[25],"are":[26],"imbalanced":[27,72,123],"on-resistance":[30,52],"aggressor":[33],"driver":[34],"much":[36],"lower":[37],"than":[38],"that":[39],"victim":[42],"driver,":[43],"large":[45,66],"observed,":[49],"because":[50],"has":[53],"an":[54],"exponential":[55],"dependence":[56],"on":[57],"VTHin":[58],"circuits.":[61],"In":[62,88,133],"this":[63],"paper,":[64],"due":[69],"to":[70,156],"VTHis":[73,124],"measured.":[74],"A":[75],"new":[76],"model":[79],"also":[81],"proposed":[82,163],"verified":[84],"with":[85,94],"SPICE":[86],"simulations.":[87],"a":[89,98,128],"test":[92],"chip":[93],"1.5-mm":[95],"wire":[96],"40-nm":[99],"CMOS":[100],"at":[101],"power":[103],"supply":[104],"voltage":[105],"(VDD)":[106],"0.3V,":[108,157],"measured":[110],"amplitude":[112,142],"increases":[113,143],"from":[114,144,154],"32%":[115],"VDDto":[117,147],"71%":[118],"VDD,":[120,150],"when":[121,151],"realized":[125],"by":[126,161],"tuning":[127],"body":[129],"bias":[130],"pMOS.":[132],"worst":[135],"case":[136],"fast-nMOS/slow-pMOS":[137],"corner":[138],"simulations,":[139],"47%":[145],"68%":[148],"VDDis":[152],"reduced":[153],"1.1V":[155],"which":[158],"explained":[160],"model.":[164]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}