{"id":"https://openalex.org/W2153640606","doi":"https://doi.org/10.1109/cicc.2012.6330651","title":"A 2.3nJ/frame Voice Activity Detector based audio front-end for context-aware System-on-Chip applications in 32nm CMOS","display_name":"A 2.3nJ/frame Voice Activity Detector based audio front-end for context-aware System-on-Chip applications in 32nm CMOS","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2153640606","doi":"https://doi.org/10.1109/cicc.2012.6330651","mag":"2153640606"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2012.6330651","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2012.6330651","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2012 Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091408102","display_name":"Arijit Raychowdhury","orcid":"https://orcid.org/0000-0001-8391-0576"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Arijit Raychowdhury","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs., Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs., Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112838079","display_name":"Carlos Tokunaga","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carlos Tokunaga","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs., Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs., Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069694735","display_name":"W.M. Beltman","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Willem Beltman","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs., Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs., Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064741703","display_name":"Michael Deisher","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Deisher","raw_affiliation_strings":["Intel Laboratories, Intel Architecture Group, Intel Corporation, Hillsboro, OR, USA","Intel Architecture Group, Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Architecture Group, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Architecture Group, Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067753561","display_name":"James Tschanz","orcid":"https://orcid.org/0000-0003-0317-4332"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Tschanz","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs., Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs., Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076642880","display_name":"Vivek De","orcid":"https://orcid.org/0000-0001-5207-1079"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek De","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","Intel Labs., Intel, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Labs., Intel, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5091408102"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.8068,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.73978214,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6171764731407166},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.5918704271316528},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5747761130332947},{"id":"https://openalex.org/keywords/analog-front-end","display_name":"Analog front-end","score":0.5469607710838318},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.5351527333259583},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4906240999698639},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4671686887741089},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.4655604660511017},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.45462703704833984},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41835853457450867},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35910293459892273},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33904990553855896},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25525957345962524},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11406892538070679}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6171764731407166},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.5918704271316528},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5747761130332947},{"id":"https://openalex.org/C2778870119","wikidata":"https://www.wikidata.org/wiki/Q16002927","display_name":"Analog front-end","level":3,"score":0.5469607710838318},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.5351527333259583},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4906240999698639},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4671686887741089},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.4655604660511017},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.45462703704833984},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41835853457450867},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35910293459892273},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33904990553855896},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25525957345962524},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11406892538070679},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2012.6330651","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2012.6330651","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2012 Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1491082069","https://openalex.org/W1679032957","https://openalex.org/W2025847799","https://openalex.org/W2064266963","https://openalex.org/W2098740348","https://openalex.org/W2099490452","https://openalex.org/W2134128809","https://openalex.org/W2166577902","https://openalex.org/W2486913545","https://openalex.org/W6656891329"],"related_works":["https://openalex.org/W2019044074","https://openalex.org/W2742212520","https://openalex.org/W2744701634","https://openalex.org/W4247909714","https://openalex.org/W1988799405","https://openalex.org/W2079771749","https://openalex.org/W2146322466","https://openalex.org/W3144946090","https://openalex.org/W1974376478","https://openalex.org/W4306768468"],"abstract_inverted_index":{"An":[0],"audio":[1,65],"front-end":[2],"with":[3],"Voice":[4],"Activity":[5],"Detection":[6],"(VAD)":[7],"hardware":[8],"targeted":[9],"for":[10],"low-power":[11],"embedded":[12],"SoCs,":[13],"featuring":[14],"a":[15,24,70],"512pt":[16],"FFT,":[17],"programmable":[18],"filters,":[19],"noise":[20],"floor":[21],"estimator":[22],"and":[23],"decision":[25],"engine":[26],"has":[27],"been":[28],"fabricated":[29],"in":[30],"32nm":[31],"CMOS.":[32],"The":[33],"dual-V":[34],"<sub":[35],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[36],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">CC</sub>":[37],",":[38],"dual-frequency":[39],"design":[40],"allows":[41],"the":[42,61],"core":[43,62],"datapath":[44],"to":[45,47],"scale":[46],"near-threshold":[48],"voltage,":[49],"where":[50],"power":[51],"consumption":[52],"is":[53],"less":[54],"than":[55],"50\u03bcW.":[56],"At":[57],"peak":[58],"energy":[59],"efficiency,":[60],"can":[63],"process":[64],"data":[66],"at":[67],"2.3nJ/frame":[68],"-":[69],"9.4X":[71],"improvement":[72],"over":[73],"nominal":[74],"voltage":[75],"conditions.":[76]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}