{"id":"https://openalex.org/W2093367975","doi":"https://doi.org/10.1109/cicc.2012.6330624","title":"An energy efficient 32nm 20 MB L3 cache for Intel&lt;sup&gt;&amp;#x00AE;&lt;/sup&gt; Xeon&lt;sup&gt;&amp;#x00AE;&lt;/sup&gt; processor E5 family","display_name":"An energy efficient 32nm 20 MB L3 cache for Intel&lt;sup&gt;&amp;#x00AE;&lt;/sup&gt; Xeon&lt;sup&gt;&amp;#x00AE;&lt;/sup&gt; processor E5 family","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2093367975","doi":"https://doi.org/10.1109/cicc.2012.6330624","mag":"2093367975"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2012.6330624","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2012.6330624","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2012 Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004393760","display_name":"Min Huang","orcid":"https://orcid.org/0009-0009-5807-054X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Min Huang","raw_affiliation_strings":["Intel Corporation, USA","Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062339862","display_name":"Moty Mehalel","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Moty Mehalel","raw_affiliation_strings":["Intel Corporation, USA","Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028152387","display_name":"Ramesh Arvapalli","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Ramesh Arvapalli","raw_affiliation_strings":["Intel Corporation, USA","Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100930532","display_name":"Songnian He","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Songnian He","raw_affiliation_strings":["Intel Corporation, USA","Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9993,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.79535796,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5229595303535461},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.5109137892723083},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5028054714202881},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4554038941860199},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.44669413566589355},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.252749502658844}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5229595303535461},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.5109137892723083},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5028054714202881},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4554038941860199},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.44669413566589355},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.252749502658844}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2012.6330624","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2012.6330624","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2012 Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1996086722","https://openalex.org/W2030049410","https://openalex.org/W2044443802","https://openalex.org/W2048986308","https://openalex.org/W2095488885","https://openalex.org/W2104196799","https://openalex.org/W6638791736"],"related_works":["https://openalex.org/W2357388125","https://openalex.org/W2981664121","https://openalex.org/W2936534257","https://openalex.org/W2887282140","https://openalex.org/W2526069705","https://openalex.org/W2741421049","https://openalex.org/W2108305411","https://openalex.org/W1980140364","https://openalex.org/W2024016913","https://openalex.org/W2295585735"],"abstract_inverted_index":{"A":[0],"20-way":[1],"set":[2],"associative":[3],"20MB":[4],"energy":[5,63],"efficient":[6,64],"L3":[7,53],"this":[8],"paper.":[9],"The":[10,35,51],"design":[11,49],"uses":[12],"0.2119um":[13],"<sup":[14],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[15],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[16],"cell":[17],"and":[18,46,62],"is":[19],"manufactured":[20],"in":[21],"the":[22],"32nm":[23],"second":[24],"generation":[25],"of":[26],"high-K":[27],"dielectric":[28],"metal":[29],"gate":[30],"process":[31],"with":[32],"9-copper":[33],"layers.":[34],"power":[36,43],"efficiency":[37],"was":[38],"achieved":[39],"by":[40],"employing":[41],"advanced":[42],"saving":[44],"schemes":[45],"effective":[47],"Vccmin":[48],"techniques.":[50],"proposed":[52],"cache":[54],"topology":[55],"seamlessly":[56],"supports":[57],"a":[58],"high":[59],"density":[60],"modular":[61],"designs.":[65]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}