{"id":"https://openalex.org/W1991116661","doi":"https://doi.org/10.1109/cicc.2012.6330620","title":"Advanced memory topics","display_name":"Advanced memory topics","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W1991116661","doi":"https://doi.org/10.1109/cicc.2012.6330620","mag":"1991116661"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2012.6330620","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2012.6330620","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2012 Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016704219","display_name":"Vikas Chandra","orcid":"https://orcid.org/0009-0005-4996-8455"},"institutions":[{"id":"https://openalex.org/I4210156213","display_name":"American Rock Mechanics Association","ror":"https://ror.org/05vfrxy92","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210156213"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vikas Chandra","raw_affiliation_strings":["ARM"],"affiliations":[{"raw_affiliation_string":"ARM","institution_ids":["https://openalex.org/I4210156213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076614695","display_name":"T. Andr\u00e9","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093483","display_name":"Everspin Technologies (United States)","ror":"https://ror.org/00hn06s81","country_code":"US","type":"company","lineage":["https://openalex.org/I4210093483"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tom Andre","raw_affiliation_strings":["Everspin Technologies"],"affiliations":[{"raw_affiliation_string":"Everspin Technologies","institution_ids":["https://openalex.org/I4210093483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016704219"],"corresponding_institution_ids":["https://openalex.org/I4210156213"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06923365,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9911999702453613,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.989799976348877,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7316222190856934},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.699831485748291},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.6749087572097778},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6732338666915894},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.6542823314666748},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.6373980641365051},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5189059376716614},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5086225271224976},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.47512727975845337},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47331130504608154},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4566686451435089},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4271547198295593},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4248141646385193},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42294636368751526},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.36666661500930786},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.3549700677394867},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.256333589553833},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.24057957530021667},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16873010993003845},{"id":"https://openalex.org/keywords/phase-change","display_name":"Phase change","score":0.09806898236274719},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09161537885665894},{"id":"https://openalex.org/keywords/world-wide-web","display_name":"World Wide Web","score":0.08002212643623352}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7316222190856934},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.699831485748291},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.6749087572097778},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6732338666915894},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.6542823314666748},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.6373980641365051},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5189059376716614},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5086225271224976},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.47512727975845337},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47331130504608154},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4566686451435089},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4271547198295593},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4248141646385193},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42294636368751526},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.36666661500930786},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.3549700677394867},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.256333589553833},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.24057957530021667},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16873010993003845},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.09806898236274719},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09161537885665894},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.08002212643623352},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2012.6330620","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2012.6330620","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2012 Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2999811406","https://openalex.org/W1030357071","https://openalex.org/W4238754064","https://openalex.org/W3185952280","https://openalex.org/W1997464441","https://openalex.org/W2349033888","https://openalex.org/W2268596372","https://openalex.org/W2019862949","https://openalex.org/W1578129872","https://openalex.org/W1977284748"],"abstract_inverted_index":{"This":[0],"session":[1],"covers":[2],"latest":[3],"advances":[4],"and":[5,18],"future":[6],"trends":[7],"on":[8],"phase":[9],"change":[10],"memory,":[11],"high-density":[12],"embedded":[13],"DRAM,":[14],"mega-byte":[15],"class":[16],"SRAM,":[17],"memory":[19],"based":[20],"physical":[21],"unclonable":[22],"functions.":[23]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}