{"id":"https://openalex.org/W2149726555","doi":"https://doi.org/10.1109/cicc.2012.6330576","title":"A digital phase-locked loop with calibrated coarse and stochastic fine TDC","display_name":"A digital phase-locked loop with calibrated coarse and stochastic fine TDC","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2149726555","doi":"https://doi.org/10.1109/cicc.2012.6330576","mag":"2149726555"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2012.6330576","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2012.6330576","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2012 Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088006064","display_name":"Amer Samarah","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Amer Samarah","raw_affiliation_strings":["Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010704016","display_name":"Anthony Chan Carusone","orcid":"https://orcid.org/0000-0002-0977-7516"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Anthony Chan Carusone","raw_affiliation_strings":["Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5088006064"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":3.74,"has_fulltext":false,"cited_by_count":52,"citation_normalized_percentile":{"value":0.9374341,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.8503412008285522},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8215863108634949},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7674649357795715},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.7604935169219971},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.6859281063079834},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.6454475522041321},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6219933032989502},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5378285050392151},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47586339712142944},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.43607038259506226},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3308735489845276},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.31749117374420166},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15131032466888428},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.07409825921058655}],"concepts":[{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.8503412008285522},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8215863108634949},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7674649357795715},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.7604935169219971},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.6859281063079834},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.6454475522041321},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6219933032989502},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5378285050392151},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47586339712142944},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.43607038259506226},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3308735489845276},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.31749117374420166},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15131032466888428},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.07409825921058655},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2012.6330576","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2012.6330576","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2012 Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7300000190734863}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310709","display_name":"CMC Microsystems","ror":"https://ror.org/03k70ea39"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1535027829","https://openalex.org/W1544882865","https://openalex.org/W1579985208","https://openalex.org/W1974534995","https://openalex.org/W1990996078","https://openalex.org/W2016253482","https://openalex.org/W2041412774","https://openalex.org/W2084208879","https://openalex.org/W2096434843","https://openalex.org/W2097964046","https://openalex.org/W2108435403","https://openalex.org/W2109935697","https://openalex.org/W2110675623","https://openalex.org/W2117966934","https://openalex.org/W2122001378","https://openalex.org/W2126015560","https://openalex.org/W2129182275","https://openalex.org/W2129618067","https://openalex.org/W2143743959","https://openalex.org/W2144810145","https://openalex.org/W2145361466","https://openalex.org/W2146298723","https://openalex.org/W2150783292","https://openalex.org/W2151340196","https://openalex.org/W2151659230","https://openalex.org/W2164756901","https://openalex.org/W2166268103","https://openalex.org/W2166290265","https://openalex.org/W2177833654"],"related_works":["https://openalex.org/W1488060887","https://openalex.org/W2380467267","https://openalex.org/W1980525453","https://openalex.org/W2325206724","https://openalex.org/W1994021281","https://openalex.org/W2103754166","https://openalex.org/W2043945969","https://openalex.org/W2139484866","https://openalex.org/W2082469970","https://openalex.org/W2952154040"],"abstract_inverted_index":{"A":[0],"coarse-fine":[1],"time-to-digital":[2],"converter":[3],"(TDC)":[4],"is":[5,28,51,75,117,142],"presented":[6],"with":[7],"a":[8,14,24,39,52,69,78,93],"calibrated":[9],"course":[10],"stage":[11],"followed":[12],"by":[13,54,150],"stochastic":[15,70],"fine":[16,71],"stage.":[17],"On":[18],"power-up,":[19],"calibration":[20,49,146],"algorithm":[21,50],"based":[22],"on":[23],"code":[25],"density":[26],"test":[27],"used":[29],"to":[30,119],"minimize":[31],"nonlinearities":[32],"in":[33,86,104,134],"the":[34,43,58,62,105],"coarse":[35,59],"TDC.":[36,72,106],"By":[37],"using":[38],"balanced":[40],"mean":[41],"method,":[42],"number":[44],"of":[45,95,98,113,127],"registers":[46],"required":[47],"for":[48],"reduced":[53],"30%.":[55],"Based":[56],"upon":[57],"TDC":[60,74,122],"resuls,":[61],"appropriate":[63],"clock":[64],"signals":[65],"are":[66,102],"multiplexed":[67],"into":[68,77],"The":[73,90,138,145],"incorporated":[76],"1.9-2.54":[79],"GHz":[80],"digital":[81],"phase":[82,111],"locked":[83],"loop":[84],"(DPLL)":[85],"0.13":[87],"\u03bcm":[88],"CMOS.":[89],"DPLL":[91],"consumes":[92],"total":[94],"15.2":[96],"mW":[97,101],"which":[99,116],"4.4":[100],"consumed":[103],"Measurements":[107],"show":[108],"an":[109,125,131],"in-band":[110],"noise":[112],"-107":[114],"dBc/Hz":[115],"equivalent":[118],"4":[120],"ps":[121],"resolution,":[123],"approximately":[124],"order":[126],"magnitude":[128],"better":[129],"than":[130],"inverter":[132],"delay":[133],"this":[135],"process":[136],"technology.":[137],"integrated":[139],"random":[140],"jitter":[141],"213":[143],"fs.":[144],"reduces":[147],"worst-case":[148],"spurs":[149],"16":[151],"dB.":[152]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2025-10-10T00:00:00"}
