{"id":"https://openalex.org/W2101715537","doi":"https://doi.org/10.1109/cicc.2011.6055413","title":"A 2GHz Digital PLL, with temperature lock range of −40°C to 125°C, in 45nm CMOS","display_name":"A 2GHz Digital PLL, with temperature lock range of −40°C to 125°C, in 45nm CMOS","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2101715537","doi":"https://doi.org/10.1109/cicc.2011.6055413","mag":"2101715537"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2011.6055413","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2011.6055413","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057875003","display_name":"Biman Chattopadhyay","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Biman Chattopadhyay","raw_affiliation_strings":["Analog, Interconnect and Sub-systems, Texas Instruments India Private Limited, Bangalore, India","Analog, Interconnect and Sub-systems, Texas Instruments India Pvt. Ltd., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Analog, Interconnect and Sub-systems, Texas Instruments India Private Limited, Bangalore, India","institution_ids":["https://openalex.org/I74760111","https://openalex.org/I117023288"]},{"raw_affiliation_string":"Analog, Interconnect and Sub-systems, Texas Instruments India Pvt. Ltd., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087858131","display_name":"Anant S Kamath","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anant S Kamath","raw_affiliation_strings":["Analog, Interconnect and Sub-systems, Texas Instruments India Private Limited, Bangalore, India","Analog, Interconnect and Sub-systems, Texas Instruments India Pvt. Ltd., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Analog, Interconnect and Sub-systems, Texas Instruments India Private Limited, Bangalore, India","institution_ids":["https://openalex.org/I74760111","https://openalex.org/I117023288"]},{"raw_affiliation_string":"Analog, Interconnect and Sub-systems, Texas Instruments India Pvt. Ltd., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069751562","display_name":"Satyasai Evani","orcid":null},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]},{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Satyasai Evani","raw_affiliation_strings":["Analog, Interconnect and Sub-systems, Texas Instruments India Private Limited, Bangalore, India","Analog, Interconnect and Sub-systems, Texas Instruments India Pvt. Ltd., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Analog, Interconnect and Sub-systems, Texas Instruments India Private Limited, Bangalore, India","institution_ids":["https://openalex.org/I74760111","https://openalex.org/I117023288"]},{"raw_affiliation_string":"Analog, Interconnect and Sub-systems, Texas Instruments India Pvt. Ltd., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046833831","display_name":"Karthik Subburaj","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]},{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Karthik Subburaj","raw_affiliation_strings":["Analog, Interconnect and Sub-systems, Texas Instruments India Private Limited, Bangalore, India","Analog, Interconnect and Sub-systems, Texas Instruments India Pvt. Ltd., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Analog, Interconnect and Sub-systems, Texas Instruments India Private Limited, Bangalore, India","institution_ids":["https://openalex.org/I74760111","https://openalex.org/I117023288"]},{"raw_affiliation_string":"Analog, Interconnect and Sub-systems, Texas Instruments India Pvt. Ltd., Bangalore, India","institution_ids":["https://openalex.org/I74760111"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5057875003"],"corresponding_institution_ids":["https://openalex.org/I117023288","https://openalex.org/I74760111"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13810002,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.8724777102470398},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.769098162651062},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7486318349838257},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.6717097163200378},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6690189838409424},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.5482020974159241},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.5234845876693726},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4889151155948639},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.45601513981819153},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.4362420439720154},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4351269006729126},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.4346492290496826},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.41606104373931885},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.4157496690750122},{"id":"https://openalex.org/keywords/delay-line-oscillator","display_name":"Delay line oscillator","score":0.3087952733039856},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29557788372039795},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.292339563369751}],"concepts":[{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.8724777102470398},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.769098162651062},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7486318349838257},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.6717097163200378},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6690189838409424},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.5482020974159241},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.5234845876693726},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4889151155948639},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.45601513981819153},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.4362420439720154},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4351269006729126},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.4346492290496826},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.41606104373931885},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.4157496690750122},{"id":"https://openalex.org/C26907483","wikidata":"https://www.wikidata.org/wiki/Q5253479","display_name":"Delay line oscillator","level":4,"score":0.3087952733039856},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29557788372039795},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.292339563369751},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2011.6055413","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2011.6055413","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6899999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2007346651","https://openalex.org/W2010691732","https://openalex.org/W2030871918","https://openalex.org/W2094445066","https://openalex.org/W2108458508","https://openalex.org/W2127719353","https://openalex.org/W2138759382","https://openalex.org/W2143205859","https://openalex.org/W3145887276","https://openalex.org/W6674213865","https://openalex.org/W6680508423"],"related_works":["https://openalex.org/W4230767006","https://openalex.org/W1521697648","https://openalex.org/W2558159544","https://openalex.org/W4385412989","https://openalex.org/W3134273935","https://openalex.org/W2188709823","https://openalex.org/W4248731029","https://openalex.org/W2143205859","https://openalex.org/W2182328829","https://openalex.org/W2076857967"],"abstract_inverted_index":{"A":[0],"2GHz,":[1],"ring-oscillator":[2],"based":[3],"Digital":[4,31],"PLL":[5],"(DPLL)":[6],"with":[7],"temperature":[8,77],"lock":[9,78],"range":[10,72,87,113],"of":[11,23,27,53,100,114,122],"-40\u00b0C":[12],"to":[13,32,91,116],"125\u00b0C":[14],"is":[15,47],"presented":[16],"here.":[17],"The":[18,43,94],"Digitally":[19],"Controlled":[20,40],"Oscillator":[21,41],"(DCO)":[22],"the":[24,51,70,75,82],"DPLL":[25,76,95],"consists":[26],"a":[28,38,97,119],"current":[29,44,57],"mode":[30,45],"Analog":[33],"Converter":[34],"(DAC)":[35],"followed":[36],"by":[37],"Current":[39],"(ICO).":[42],"DAC":[46,71],"designed":[48],"such":[49],"that":[50],"outputs":[52],"any":[54],"two":[55],"adjacent":[56],"elements":[58],"can":[59],"be":[60],"progressively":[61],"brought":[62],"out":[63],"for":[64,105],"separate":[65],"\u03a3\u0394":[66,83],"operation.":[67,107],"This":[68],"increases":[69],"and":[73,86,127],"hence":[74],"range,":[79],"even":[80],"as":[81],"step":[84],"size":[85],"are":[88],"kept":[89],"small":[90],"minimize":[92],"jitter.":[93],"achieves":[96],"phase":[98],"noise":[99],"-90dBC/Hz":[101],"at":[102],"1MHz":[103],"offset":[104],"2GHz":[106],"It":[108],"supports":[109],"an":[110],"input":[111],"frequency":[112],"0.5MHz":[115],"50MHz,":[117],"occupies":[118],"core":[120],"area":[121],"0.09mm":[123],"2":[126],"consumes":[128],"7.2mW.":[129]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}