{"id":"https://openalex.org/W2145432691","doi":"https://doi.org/10.1109/cicc.2011.6055401","title":"Ultra low-FOM high-precision ΔΣ modulators with fully-clocked SO and zero static power quantizers","display_name":"Ultra low-FOM high-precision ΔΣ modulators with fully-clocked SO and zero static power quantizers","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W2145432691","doi":"https://doi.org/10.1109/cicc.2011.6055401","mag":"2145432691"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2011.6055401","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2011.6055401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076917495","display_name":"Jian Xu","orcid":"https://orcid.org/0000-0001-7650-9514"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Xu","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, China","Inst. of VLSI Design, Zhejiang Univ., China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]},{"raw_affiliation_string":"Inst. of VLSI Design, Zhejiang Univ., China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100677577","display_name":"Xiaobo Wu","orcid":"https://orcid.org/0000-0002-1068-5934"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaobo Wu","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, China","Inst. of VLSI Design, Zhejiang Univ., China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]},{"raw_affiliation_string":"Inst. of VLSI Design, Zhejiang Univ., China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066353712","display_name":"Menglian Zhao","orcid":"https://orcid.org/0000-0002-2500-2892"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Menglian Zhao","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, China","Inst. of VLSI Design, Zhejiang Univ., China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]},{"raw_affiliation_string":"Inst. of VLSI Design, Zhejiang Univ., China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110367384","display_name":"Rui Fan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Rui Fan","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, China","Inst. of VLSI Design, Zhejiang Univ., China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]},{"raw_affiliation_string":"Inst. of VLSI Design, Zhejiang Univ., China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101837438","display_name":"Hanqing Wang","orcid":"https://orcid.org/0009-0003-1898-1249"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hanqing Wang","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, China","Inst. of VLSI Design, Zhejiang Univ., China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]},{"raw_affiliation_string":"Inst. of VLSI Design, Zhejiang Univ., China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102157457","display_name":"Xiaofen Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaofen Ma","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, China","Inst. of VLSI Design, Zhejiang Univ., China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]},{"raw_affiliation_string":"Inst. of VLSI Design, Zhejiang Univ., China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028312498","display_name":"Bill Liu","orcid":"https://orcid.org/0000-0002-3073-1598"},"institutions":[{"id":"https://openalex.org/I117023288","display_name":"Analog Devices (United States)","ror":"https://ror.org/01545pm61","country_code":"US","type":"company","lineage":["https://openalex.org/I117023288"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bill Liu","raw_affiliation_strings":["Analog Devices, Shanghai, China","Analog Devices, Shanghai, China#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Analog Devices, Shanghai, China","institution_ids":[]},{"raw_affiliation_string":"Analog Devices, Shanghai, China#TAB#","institution_ids":["https://openalex.org/I117023288"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4314,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.67693316,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10369","display_name":"Advanced MEMS and NEMS Technologies","score":0.9793000221252441,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7394295930862427},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6338501572608948},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6156544089317322},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5465845465660095},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.530867338180542},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.5175356268882751},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.48227980732917786},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4662173390388489},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4407428801059723},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4340794086456299},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4310756325721741},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4119834303855896},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3275229334831238},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.3176354169845581},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.22069081664085388},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11804983019828796}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7394295930862427},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6338501572608948},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6156544089317322},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5465845465660095},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.530867338180542},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.5175356268882751},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.48227980732917786},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4662173390388489},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4407428801059723},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4340794086456299},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4310756325721741},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4119834303855896},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3275229334831238},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.3176354169845581},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.22069081664085388},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11804983019828796},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2011.6055401","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2011.6055401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1505438549","https://openalex.org/W1975659267","https://openalex.org/W2023930448","https://openalex.org/W2079351711","https://openalex.org/W2126772973","https://openalex.org/W2151467850"],"related_works":["https://openalex.org/W2034349229","https://openalex.org/W4366783034","https://openalex.org/W1972415042","https://openalex.org/W4313221225","https://openalex.org/W2150642609","https://openalex.org/W1565162441","https://openalex.org/W2544521189","https://openalex.org/W3110501554","https://openalex.org/W2146514983","https://openalex.org/W2118008391"],"abstract_inverted_index":{"In":[0,118,152],"this":[1],"paper,":[2],"two":[3,50,134],"high-precision":[4],"switched-opamp":[5],"(SO)":[6],"based":[7],"\u0394\u03a3":[8],"modulators":[9,28,51],"with":[10,35,177],"ultra":[11],"low":[12],"figure-of-merit":[13],"(FOM)":[14],"are":[15,46,58],"introduced":[16,137,162],"respectively":[17],"for":[18,41,65,114,121],"bio-medical":[19,66],"and":[20,93,133,143,174],"audio":[21,122],"applications.":[22],"To":[23],"save":[24,88,144],"50%":[25],"power,":[26],"both":[27],"adopt":[29],"novel":[30,125],"fully-clocked":[31],"current":[32],"mirror":[33],"SOs":[34],"new":[36],"bias":[37],"circuits":[38],"especially":[39],"designed":[40],"SO.":[42],"Besides,":[43],"several":[44],"measures":[45],"proposed":[47],"separately":[48],"in":[49,60],"to":[52,72,87,90,138,164],"ensure":[53],"high":[54,69],"performances.":[55],"Both":[56],"circuitries":[57],"implemented":[59],"0.18\u03bcm":[61],"CMOS.":[62],"The":[63,169],"modulator-I,":[64],"applications,":[67,123],"employs":[68],"density":[70],"MOSCAPs":[71],"reduce":[73],"chip":[74,146],"area.":[75],"Also,":[76],"an":[77],"innovative":[78],"zero":[79],"static":[80,140],"power":[81,92,102,141,180],"quantizer":[82],"using":[83],"MOSCAP-strings":[84],"is":[85,136,161],"developed":[86],"up":[89],"96%":[91],"69%":[94],"area":[95,147],"than":[96],"traditional":[97,150],"structure.":[98],"With":[99],"only":[100,130,178],"13\u03bcW":[101],"consumption":[103,181],"at":[104,182],"1.0V":[105],"supply":[106,184],"voltage,":[107],"it":[108],"achieves":[109,171],"85dB":[110],"peak-SNDR,":[111],"44.7fJ/conv.-step":[112],"FOM":[113,176],"10":[115],"kHz":[116],"bandwidth.":[117],"the":[119,149],"modulator-II,":[120],"a":[124,154],"17-level":[126],"scheme":[127],"consisting":[128],"of":[129],"nine":[131],"comparators":[132],"capacitor-strings":[135],"remove":[139],"completely":[142],"40%":[145],"over":[148],"quantizer.":[151],"addition,":[153],"dual":[155],"cycle":[156],"shift":[157],"(DCS)":[158],"DWA":[159],"technique":[160],"here":[163],"suppress":[165],"in-band":[166],"tone":[167],"effectively.":[168],"modulator-II":[170],"92dB":[172],"peak-SNDR":[173],"35.6fJ/conv.-step":[175],"58\u03bcW":[179],"0.9V":[183],"voltage.":[185]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}