{"id":"https://openalex.org/W2133979992","doi":"https://doi.org/10.1109/cicc.2010.5617628","title":"Technology variability from a design perspective","display_name":"Technology variability from a design perspective","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2133979992","doi":"https://doi.org/10.1109/cicc.2010.5617628","mag":"2133979992"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2010.5617628","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2010.5617628","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Custom Integrated Circuits Conference 2010","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041784384","display_name":"Borivoje Nikoli\u0107","orcid":"https://orcid.org/0000-0003-2324-1715"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Borivoje Nikolic","raw_affiliation_strings":["Electrical Engineering and Computer Sciences, University of California, Berkeley, USA","Electrical Engineering and Computer Sciences, University of California, Berkeley, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Sciences, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Electrical Engineering and Computer Sciences, University of California, Berkeley, USA#TAB#","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053227652","display_name":"Bastien Giraud","orcid":"https://orcid.org/0000-0002-1183-6685"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bastien Giraud","raw_affiliation_strings":["Electrical Engineering and Computer Sciences, University of California, Berkeley, USA","Electrical Engineering and Computer Sciences, University of California, Berkeley, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Sciences, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Electrical Engineering and Computer Sciences, University of California, Berkeley, USA#TAB#","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007891380","display_name":"Zheng Guo","orcid":"https://orcid.org/0000-0001-8615-9749"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zheng Guo","raw_affiliation_strings":["now with Intel Corp, Hillsboro, OR","Intel Corporation, , Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"now with Intel Corp, Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, , Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054062234","display_name":"Liang-Teck Pang","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Liang-Teck Pang","raw_affiliation_strings":["now with IBM T.J. Watson Research Center, Yorktown Heights, NY","IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"now with IBM T.J. Watson Research Center, Yorktown Heights, NY","institution_ids":[]},{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights , NY, USA#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101684614","display_name":"Ji Hoon Park","orcid":"https://orcid.org/0000-0003-4776-5206"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ji-Hoon Park","raw_affiliation_strings":["Electrical Engineering and Computer Sciences, University of California, Berkeley, USA","Electrical Engineering and Computer Sciences, University of California, Berkeley, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Sciences, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Electrical Engineering and Computer Sciences, University of California, Berkeley, USA#TAB#","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014740587","display_name":"Seng Oon Toh","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seng Oon Toh","raw_affiliation_strings":["Electrical Engineering and Computer Sciences, University of California, Berkeley, USA","Electrical Engineering and Computer Sciences, University of California, Berkeley, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering and Computer Sciences, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"Electrical Engineering and Computer Sciences, University of California, Berkeley, USA#TAB#","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5041784384"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":0.5773,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7333507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"6925","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7608181834220886},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.7106467485427856},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6117193102836609},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5696864128112793},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5485587120056152},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5292156338691711},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47398272156715393},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4525423049926758},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43693336844444275},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.345312237739563},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3262184262275696},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24695008993148804},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1982249617576599}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7608181834220886},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.7106467485427856},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6117193102836609},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5696864128112793},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5485587120056152},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5292156338691711},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47398272156715393},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4525423049926758},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43693336844444275},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.345312237739563},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3262184262275696},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24695008993148804},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1982249617576599},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2010.5617628","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2010.5617628","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Custom Integrated Circuits Conference 2010","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":74,"referenced_works":["https://openalex.org/W149530589","https://openalex.org/W1552177954","https://openalex.org/W1572287951","https://openalex.org/W1607434217","https://openalex.org/W1870293527","https://openalex.org/W1966250416","https://openalex.org/W1966741973","https://openalex.org/W1968791949","https://openalex.org/W1974974397","https://openalex.org/W1990845788","https://openalex.org/W2001114775","https://openalex.org/W2007609366","https://openalex.org/W2012811678","https://openalex.org/W2027548746","https://openalex.org/W2033246483","https://openalex.org/W2033443176","https://openalex.org/W2034405781","https://openalex.org/W2059147047","https://openalex.org/W2059193309","https://openalex.org/W2060406996","https://openalex.org/W2069012095","https://openalex.org/W2079706534","https://openalex.org/W2099528297","https://openalex.org/W2099569060","https://openalex.org/W2103793078","https://openalex.org/W2104010258","https://openalex.org/W2104677471","https://openalex.org/W2108088191","https://openalex.org/W2112013772","https://openalex.org/W2112414127","https://openalex.org/W2113488294","https://openalex.org/W2115150721","https://openalex.org/W2117381615","https://openalex.org/W2117608378","https://openalex.org/W2119075450","https://openalex.org/W2120353978","https://openalex.org/W2122217504","https://openalex.org/W2126811283","https://openalex.org/W2129883611","https://openalex.org/W2133079932","https://openalex.org/W2138577377","https://openalex.org/W2147477544","https://openalex.org/W2150526221","https://openalex.org/W2153292994","https://openalex.org/W2153677786","https://openalex.org/W2155636448","https://openalex.org/W2159801533","https://openalex.org/W2161934647","https://openalex.org/W2162613878","https://openalex.org/W2163262735","https://openalex.org/W2172173999","https://openalex.org/W2204402797","https://openalex.org/W2252344835","https://openalex.org/W2262848367","https://openalex.org/W2268136522","https://openalex.org/W2275545695","https://openalex.org/W2491447123","https://openalex.org/W2543171663","https://openalex.org/W2545471485","https://openalex.org/W3139804307","https://openalex.org/W3149249597","https://openalex.org/W3151457670","https://openalex.org/W4231296481","https://openalex.org/W4242754029","https://openalex.org/W4285719527","https://openalex.org/W6634220963","https://openalex.org/W6640183753","https://openalex.org/W6642641465","https://openalex.org/W6665089970","https://openalex.org/W6670518604","https://openalex.org/W6677325421","https://openalex.org/W6678361433","https://openalex.org/W6694422495","https://openalex.org/W6729012750"],"related_works":["https://openalex.org/W2081795747","https://openalex.org/W2093304652","https://openalex.org/W4389672975","https://openalex.org/W2098316714","https://openalex.org/W1987513258","https://openalex.org/W1963851171","https://openalex.org/W2148163917","https://openalex.org/W2134664711","https://openalex.org/W2109207559","https://openalex.org/W1965232212"],"abstract_inverted_index":{"Increased":[0],"variability":[1,44,71,99],"in":[2,11,55,73],"semiconductor":[3],"process":[4],"technology":[5],"and":[6,32,35,46,51,59,69,86],"devices":[7],"requires":[8],"added":[9],"margins":[10,80,105],"the":[12,16,25,74,91,107],"design":[13,79],"to":[14,24,43,65,106],"guarantee":[15],"desired":[17],"yield.":[18],"Variability":[19],"is":[20],"characterized":[21],"with":[22],"respect":[23],"distribution":[26],"of":[27,77,98],"its":[28,30,36],"components,":[29],"spatial":[31],"temporal":[33],"characteristics":[34],"impact":[37],"on":[38],"specific":[39,67],"circuit":[40],"topologies.":[41],"Approaches":[42],"characterization":[45],"modeling":[47],"for":[48,90,102],"digital":[49],"logic":[50],"SRAM":[52,78],"are":[53,63,81,100],"reviewed":[54],"this":[56],"paper.":[57],"Transistor":[58],"ring":[60],"oscillator":[61],"arrays":[62],"designed":[64],"isolate":[66],"systematic":[68],"random":[70],"components":[72,97],"design.":[75,108],"Distributions":[76],"measured":[82],"by":[83],"padded-out":[84],"cells":[85],"minimum":[87],"operating":[88],"voltages":[89],"entire":[92],"array.":[93],"Correlations":[94],"between":[95],"various":[96],"essential":[101],"adding":[103],"appropriate":[104]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}