{"id":"https://openalex.org/W1971433570","doi":"https://doi.org/10.1109/cicc.2010.5617475","title":"Varactor-based signal restoration for near-speed-of-light surfing global interconnect","display_name":"Varactor-based signal restoration for near-speed-of-light surfing global interconnect","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W1971433570","doi":"https://doi.org/10.1109/cicc.2010.5617475","mag":"1971433570"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2010.5617475","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2010.5617475","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Custom Integrated Circuits Conference 2010","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013716246","display_name":"Suwen Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Suwen Yang","raw_affiliation_strings":["Oracle, Redwood, CA, USA"],"affiliations":[{"raw_affiliation_string":"Oracle, Redwood, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075782506","display_name":"Robert Drost","orcid":"https://orcid.org/0000-0001-5616-2904"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Robert J. Drost","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087823003","display_name":"Mark R. Greenstreet","orcid":"https://orcid.org/0000-0002-1864-9495"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mark R. Greenstreet","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049231448","display_name":"Shahriar Mirabbasi","orcid":"https://orcid.org/0000-0001-8852-1633"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Shahriar Mirabbasi","raw_affiliation_strings":["University of British Columbia, Vancouver, BC, Canada"],"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5013716246"],"corresponding_institution_ids":["https://openalex.org/I1342911587"],"apc_list":null,"apc_paid":null,"fwci":0.2886,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59945415,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"39","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/varicap","display_name":"Varicap","score":0.9032362699508667},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7279595732688904},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6605021953582764},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.643620491027832},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5254120826721191},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.520851194858551},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5064481496810913},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.478549063205719},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.45405179262161255},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.416255921125412},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4113064408302307},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35957539081573486},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3096771836280823},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.18803304433822632},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.15908899903297424},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09744679927825928},{"id":"https://openalex.org/keywords/electrode","display_name":"Electrode","score":0.0706159770488739}],"concepts":[{"id":"https://openalex.org/C15485314","wikidata":"https://www.wikidata.org/wiki/Q467463","display_name":"Varicap","level":4,"score":0.9032362699508667},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7279595732688904},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6605021953582764},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.643620491027832},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5254120826721191},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.520851194858551},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5064481496810913},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.478549063205719},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.45405179262161255},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.416255921125412},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4113064408302307},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35957539081573486},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3096771836280823},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.18803304433822632},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.15908899903297424},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09744679927825928},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0706159770488739},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2010.5617475","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2010.5617475","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Custom Integrated Circuits Conference 2010","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1506631106","https://openalex.org/W1950098525","https://openalex.org/W2006052255","https://openalex.org/W2039358455","https://openalex.org/W2068451539","https://openalex.org/W2111207983","https://openalex.org/W2112557314","https://openalex.org/W2122724421","https://openalex.org/W2131171730","https://openalex.org/W2144069897","https://openalex.org/W2152348143","https://openalex.org/W2164646352","https://openalex.org/W2294903082","https://openalex.org/W6640857509","https://openalex.org/W6651797950"],"related_works":["https://openalex.org/W2062881472","https://openalex.org/W2498090544","https://openalex.org/W2955171543","https://openalex.org/W1603773331","https://openalex.org/W2754048597","https://openalex.org/W1520075683","https://openalex.org/W2018755015","https://openalex.org/W2370392899","https://openalex.org/W2388676774","https://openalex.org/W2023856716"],"abstract_inverted_index":{"Varactors":[0],"can":[1],"be":[2],"used":[3],"to":[4],"control":[5],"delays":[6],"and":[7,62],"limit":[8],"ISI-related":[9],"signal":[10],"integrity":[11],"degradation":[12],"for":[13,31,39,66],"on-chip":[14],"global":[15],"interconnect.":[16],"This":[17],"paper":[18],"presents":[19],"a":[20,35],"varactor-based":[21],"\u201cnear-speed-of-light\u201d":[22],"interconnect":[23],"design.":[24],"In":[25],"this":[26],"design,":[27],"the":[28,43,56],"varactors":[29,44],"compensate":[30],"delay":[32],"variations":[33],"enabling":[34],"simple,":[36],"source-synchronous":[37],"solution":[38],"clock-and-data":[40],"recovery.":[41],"Furthermore,":[42],"provide":[45],"pulse":[46],"shaping":[47],"that":[48],"reduces":[49],"ISI.":[50],"We":[51],"implemented":[52],"these":[53],"interconnects":[54],"in":[55],"TSMC":[57],"90":[58],"nm":[59],"CMOS":[60],"process":[61],"present":[63],"test":[64],"results":[65],"16":[67],"mm":[68],"long":[69],"lines.":[70]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}