{"id":"https://openalex.org/W2140680235","doi":"https://doi.org/10.1109/cicc.2010.5617466","title":"A sub-threshold FPGA with low-swing dual-VDD interconnect in 90nm CMOS","display_name":"A sub-threshold FPGA with low-swing dual-VDD interconnect in 90nm CMOS","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2140680235","doi":"https://doi.org/10.1109/cicc.2010.5617466","mag":"2140680235"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2010.5617466","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2010.5617466","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Custom Integrated Circuits Conference 2010","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084277107","display_name":"Joseph F. Ryan","orcid":"https://orcid.org/0000-0001-5478-0522"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph F. Ryan","raw_affiliation_strings":["University of Virginia, Charlottesville, VA, USA","[University of Virginia, Charlottesville, 22904 USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]},{"raw_affiliation_string":"[University of Virginia, Charlottesville, 22904 USA]","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080557997","display_name":"Benton H. Calhoun","orcid":"https://orcid.org/0000-0002-3770-5050"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benton H. Calhoun","raw_affiliation_strings":["University of Virginia, Charlottesville, VA, USA","[University of Virginia, Charlottesville, 22904 USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Virginia, Charlottesville, VA, USA","institution_ids":["https://openalex.org/I51556381"]},{"raw_affiliation_string":"[University of Virginia, Charlottesville, 22904 USA]","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I51556381"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8863940834999084},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6630794405937195},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6609338521957397},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.6408718228340149},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5390588045120239},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.5350035429000854},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5175511240959167},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.4431781768798828},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27438271045684814},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20505812764167786},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15335282683372498},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10743150115013123}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8863940834999084},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6630794405937195},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6609338521957397},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.6408718228340149},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5390588045120239},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.5350035429000854},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5175511240959167},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.4431781768798828},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27438271045684814},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20505812764167786},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15335282683372498},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10743150115013123},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2010.5617466","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2010.5617466","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Custom Integrated Circuits Conference 2010","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1499762250","https://openalex.org/W1523051745","https://openalex.org/W1607087355","https://openalex.org/W1989227777","https://openalex.org/W2031337889","https://openalex.org/W2128005856","https://openalex.org/W6658152620"],"related_works":["https://openalex.org/W2360051520","https://openalex.org/W2798244654","https://openalex.org/W3168108534","https://openalex.org/W34871393","https://openalex.org/W4206135463","https://openalex.org/W1486689224","https://openalex.org/W2094697992","https://openalex.org/W4229574949","https://openalex.org/W2368813785","https://openalex.org/W2998806118"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,12,47],"sub-threshold":[4,48],"Field":[5],"Programmable":[6],"Gate":[7],"Array":[8],"(FPGA)":[9],"that":[10],"uses":[11],"low-swing":[13],"dual-V":[14],"<sub":[15,64],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[16,65],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[17,66],"global":[18],"interconnect":[19,52],"fabric":[20],"to":[21],"reduce":[22],"energy":[23,45,56],"and":[24,42,53],"improve":[25],"delay.":[26],"A":[27],"90nm":[28],"chip":[29],"implements":[30],"the":[31],"FPGA":[32,49,60],"with":[33],"1134":[34],"LUTs,":[35],"which":[36],"is":[37],"2.7X":[38],"smaller,":[39],"14X":[40],"faster,":[41],"4.7X":[43],"less":[44,55],"than":[46,57],"using":[50],"conventional":[51],"22X":[54],"an":[58],"equivalent":[59],"at":[61],"full":[62],"V":[63],".":[67]},"counts_by_year":[{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":6},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":7}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}