{"id":"https://openalex.org/W2140998568","doi":"https://doi.org/10.1109/cicc.2009.5280761","title":"Nonvolatile SRAM (NV-SRAM) using functional MOSFET merged with resistive switching devices","display_name":"Nonvolatile SRAM (NV-SRAM) using functional MOSFET merged with resistive switching devices","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2140998568","doi":"https://doi.org/10.1109/cicc.2009.5280761","mag":"2140998568"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2009.5280761","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2009.5280761","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100828005","display_name":"Shuu\u2019ichirou Yamamoto","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]},{"id":"https://openalex.org/I4210086780","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19","country_code":"JP","type":"government","lineage":["https://openalex.org/I4210086780"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shuuichirou Yamamoto","raw_affiliation_strings":["Department of Information Processing, Tokyo Institute of Technology, Yokohama, Japan","Japan Science and Technology Corporation-CREST, Kawaguchi, Saitama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Processing, Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Japan Science and Technology Corporation-CREST, Kawaguchi, Saitama, Japan","institution_ids":["https://openalex.org/I4210086780"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039319356","display_name":"Yusuke Shuto","orcid":"https://orcid.org/0000-0001-9904-6372"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]},{"id":"https://openalex.org/I4210086780","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19","country_code":"JP","type":"government","lineage":["https://openalex.org/I4210086780"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yusuke Shuto","raw_affiliation_strings":["Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Yokohama, Japan","Japan Science and Technology Corporation-CREST, Kawaguchi, Saitama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Japan Science and Technology Corporation-CREST, Kawaguchi, Saitama, Japan","institution_ids":["https://openalex.org/I4210086780"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102876507","display_name":"Satoshi Sugahara","orcid":"https://orcid.org/0000-0002-6918-3218"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]},{"id":"https://openalex.org/I4210086780","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19","country_code":"JP","type":"government","lineage":["https://openalex.org/I4210086780"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Satoshi Sugahara","raw_affiliation_strings":["Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Yokohama, Japan","Japan Science and Technology Corporation-CREST, Kawaguchi, Saitama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Yokohama, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Japan Science and Technology Corporation-CREST, Kawaguchi, Saitama, Japan","institution_ids":["https://openalex.org/I4210086780"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2207,"has_fulltext":false,"cited_by_count":53,"citation_normalized_percentile":{"value":0.81774078,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"531","last_page":"534"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9089685678482056},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.7889105081558228},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6105353236198425},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5057592391967773},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4982430934906006},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.461318701505661},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4559198021888733},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36402368545532227},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.34490767121315},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2659054398536682},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24438625574111938},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1970767080783844}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9089685678482056},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.7889105081558228},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6105353236198425},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5057592391967773},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4982430934906006},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.461318701505661},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4559198021888733},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36402368545532227},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.34490767121315},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2659054398536682},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24438625574111938},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1970767080783844}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2009.5280761","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2009.5280761","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5400000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"},{"id":"https://openalex.org/F4320338075","display_name":"Core Research for Evolutional Science and Technology","ror":"https://ror.org/00097mb19"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1508018340","https://openalex.org/W1989553723","https://openalex.org/W2004369723","https://openalex.org/W2008081299","https://openalex.org/W2024071051","https://openalex.org/W2051721865","https://openalex.org/W2051723232","https://openalex.org/W2055175665","https://openalex.org/W2114621701","https://openalex.org/W2115598106","https://openalex.org/W2138778793","https://openalex.org/W2146964195","https://openalex.org/W2151395718","https://openalex.org/W2472497014","https://openalex.org/W3098517937"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W1943174035","https://openalex.org/W2096437374","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W1485582195","https://openalex.org/W57337972","https://openalex.org/W1561306903","https://openalex.org/W2783549708","https://openalex.org/W2942190539"],"abstract_inverted_index":{"The":[0,18,35],"paper":[1],"presents":[2],"functional":[3],"MOSFET":[4],"(F-MOSFET)":[5],"architecture":[6,19],"using":[7],"nonpolar-type":[8,86],"resistive":[9],"switching":[10],"devices":[11],"(RSDs)":[12],"for":[13,59,85],"nonvolatile":[14,62],"SRAM":[15,76],"(NV-SRAM)":[16],"application.":[17],"can":[20,42,69],"be":[21,43,70],"achieved":[22],"by":[23,45],"connecting":[24],"a":[25,55,74],"RSD":[26],"to":[27],"the":[28,40,46,50,88,92],"source":[29],"terminal":[30],"of":[31,39,49,91],"an":[32],"ordinary":[33],"MOSFET.":[34],"current":[36],"drive":[37],"capability":[38],"F-MOSFET":[41],"modified":[44],"resistance":[47],"state":[48],"connected":[51],"RSD,":[52],"which":[53],"is":[54],"very":[56],"useful":[57],"function":[58],"recently":[60],"emerging":[61],"logic":[63,66],"and":[64,78],"reconfigurable":[65],"applications.":[67],"NV-SRAM":[68,94],"easily":[71],"configured":[72],"with":[73],"standard":[75],"cell":[77,95],"F-MOSFETs.":[79],"Using":[80],"our":[81],"developed":[82],"SPICE":[83],"macromodel":[84],"RSDs,":[87],"circuit":[89],"operation":[90],"proposed":[93],"was":[96],"computationally":[97],"simulated.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}