{"id":"https://openalex.org/W2150243793","doi":"https://doi.org/10.1109/cicc.2009.5280747","title":"A heterogeneous digital signal processor implementation for dynamically reconfigurable computing","display_name":"A heterogeneous digital signal processor implementation for dynamically reconfigurable computing","publication_year":2009,"publication_date":"2009-09-01","ids":{"openalex":"https://openalex.org/W2150243793","doi":"https://doi.org/10.1109/cicc.2009.5280747","mag":"2150243793"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2009.5280747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2009.5280747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023905268","display_name":"Davide Rossi","orcid":"https://orcid.org/0000-0002-0651-5393"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"D. Rossi","raw_affiliation_strings":["ARCES, University of Bologna, Italy","STMicroelectronics, Agrate-Brianza, Italy"],"affiliations":[{"raw_affiliation_string":"ARCES, University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]},{"raw_affiliation_string":"STMicroelectronics, Agrate-Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070004082","display_name":"Fabio Campi","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Campi","raw_affiliation_strings":["STMicroelectronics, Agrate-Brianza, Italy","University of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Agrate-Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036359287","display_name":"Antonio Deledda","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Deledda","raw_affiliation_strings":["STMicroelectronics, Agrate-Brianza, Italy","University of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Agrate-Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040636999","display_name":"S. Spolzino","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Spolzino","raw_affiliation_strings":["STMicroelectronics, Agrate-Brianza, Italy","University of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Agrate-Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007392445","display_name":"S. Pucillo","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Pucillo","raw_affiliation_strings":["STMicroelectronics, Agrate-Brianza, Italy","University of Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Agrate-Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"University of Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5023905268"],"corresponding_institution_ids":["https://openalex.org/I4210154781","https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":0.7915,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.7522447,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"641","last_page":"644"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7370167374610901},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.6445876359939575},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.563726544380188},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5265831351280212},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5223934650421143},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4943809509277344},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.48647210001945496},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.44179508090019226},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4242202639579773},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.42212143540382385},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.41087469458580017},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35824453830718994},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3495550751686096},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.16584321856498718}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7370167374610901},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.6445876359939575},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.563726544380188},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5265831351280212},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5223934650421143},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4943809509277344},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.48647210001945496},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.44179508090019226},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4242202639579773},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.42212143540382385},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.41087469458580017},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35824453830718994},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3495550751686096},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.16584321856498718},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/cicc.2009.5280747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2009.5280747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/115667","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/115667","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Life below water","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/14"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1939615570","https://openalex.org/W2112786708","https://openalex.org/W2154761477","https://openalex.org/W2532998049","https://openalex.org/W2538545994","https://openalex.org/W2540500304","https://openalex.org/W3145237092","https://openalex.org/W4243839610"],"related_works":["https://openalex.org/W2070693700","https://openalex.org/W1976012348","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W4387782849","https://openalex.org/W2137671689","https://openalex.org/W2092587530","https://openalex.org/W2122445098","https://openalex.org/W2113449380","https://openalex.org/W3146394219"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,10,26,47,54,68],"system":[4],"on":[5,28,62,128],"chip":[6,29],"(SoC)":[7],"implementation":[8],"of":[9,20,89],"heterogeneous":[11,92],"multi-core":[12],"digital":[13],"signal":[14],"processor,":[15],"that":[16],"exploits":[17],"different":[18],"flavours":[19],"reconfigurable":[21,50,57],"computing,":[22],"merged":[23],"together":[24,96],"in":[25,110],"highly-parallel":[27],"interconnect":[30],"utilized":[31],"for":[32],"data,":[33],"configuration":[34,78],"and":[35,53,79,115],"control.":[36],"The":[37,84,106],"device":[38,85],"incorporates":[39],"an":[40,73],"embedded":[41],"field":[42],"programmable":[43],"gate":[44],"array":[45,58],"(eFPGA),":[46],"mid-grain":[48],"intensive-computation":[49],"datapath":[51],"(DREAM),":[52],"coarse":[55],"grain":[56],"(PACT":[59],"XPP)":[60],"integrated":[61],"3":[63],"independent":[64],"clock":[65,71],"islands.":[66],"On":[67],"fourth":[69],"global":[70],"island":[72],"ARM":[74],"processor":[75],"manages":[76],"communication,":[77],"synchronization":[80],"between":[81],"the":[82,87,90,98],"cores.":[83],"joins":[86],"flexibility":[88],"three":[91],"run-time":[93],"configurable":[94],"engines":[95],"with":[97],"dynamic":[99],"frequency":[100],"scaling":[101],"techniques":[102],"enabling":[103],"performance/power":[104],"tuning.":[105],"SoC":[107],"was":[108],"implemented":[109],"90":[111],"nm":[112],"CMOS":[113],"technology":[114],"is":[116],"110":[117],"mm":[118],"<sup":[119],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[120],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[121],".":[122],"It":[123],"performs":[124],"several":[125],"GOP/S,":[126],"depending":[127],"operation":[129],"granularity.":[130]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}