{"id":"https://openalex.org/W2130375408","doi":"https://doi.org/10.1109/cicc.2008.4672195","title":"An analog enhanced all digtial RF fractional-N PLL with self-calibrated capability","display_name":"An analog enhanced all digtial RF fractional-N PLL with self-calibrated capability","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2130375408","doi":"https://doi.org/10.1109/cicc.2008.4672195","mag":"2130375408"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2008.4672195","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109083092","display_name":"Ping\u2010Ying Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ping-Ying Wang","raw_affiliation_strings":["MediaTek, Inc., Hsinchu, Taiwan","Mediatek Inc., Hsinchu"],"affiliations":[{"raw_affiliation_string":"MediaTek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Mediatek Inc., Hsinchu","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005357456","display_name":"Jing-Hong Conan Zhan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jing-Hong Conan Zhan","raw_affiliation_strings":["MediaTek, Inc., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"MediaTek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100809620","display_name":"Hsiang-Hui Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsiang-Hui Chang","raw_affiliation_strings":["MediaTek, Inc., Hsinchu, Taiwan","Mediatek Inc., Hsinchu"],"affiliations":[{"raw_affiliation_string":"MediaTek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Mediatek Inc., Hsinchu","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011656143","display_name":"Bing-Yu Hsieh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Bing-Yu Hsieh","raw_affiliation_strings":["MediaTek, Inc., Hsinchu, Taiwan","Mediatek Inc., Hsinchu"],"affiliations":[{"raw_affiliation_string":"MediaTek, Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]},{"raw_affiliation_string":"Mediatek Inc., Hsinchu","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5109083092"],"corresponding_institution_ids":["https://openalex.org/I4210148979"],"apc_list":null,"apc_paid":null,"fwci":1.9976,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.8706447,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"749","last_page":"752"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9872000217437744,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.6353017687797546},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.606249213218689},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5968655347824097},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5439623594284058},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.444469153881073},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.440775066614151},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.4252168536186218},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.409209281206131},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32160231471061707},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2708149552345276},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.08916231989860535}],"concepts":[{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.6353017687797546},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.606249213218689},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5968655347824097},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5439623594284058},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.444469153881073},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.440775066614151},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.4252168536186218},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.409209281206131},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32160231471061707},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2708149552345276},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.08916231989860535},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2008.4672195","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672195","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.800000011920929}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1974534995","https://openalex.org/W1979300272","https://openalex.org/W1993711663","https://openalex.org/W2084208879","https://openalex.org/W2133147029","https://openalex.org/W2139828250","https://openalex.org/W2167284852","https://openalex.org/W2171035445","https://openalex.org/W2177833654","https://openalex.org/W3102440125"],"related_works":["https://openalex.org/W2540832666","https://openalex.org/W4286579627","https://openalex.org/W4392188952","https://openalex.org/W1851259350","https://openalex.org/W272184114","https://openalex.org/W2117747481","https://openalex.org/W2394282069","https://openalex.org/W3189810088","https://openalex.org/W2141726610","https://openalex.org/W4281672152"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"an":[3],"analog":[4,13,78],"enhanced":[5],"all":[6,23],"digital":[7,24,43,66,73,98,108],"fractional-N":[8,129],"PLL":[9,25],"is":[10,35,135,142],"proposed.":[11],"An":[12],"feed-forward":[14,79],"circuits":[15,67],"replace":[16],"the":[17,61,65,97,121,132,139],"time-to-digital":[18],"converter":[19],"used":[20],"in":[21,68],"conventional":[22],"(ADPLLs)":[26],"to":[27,37,116],"provide":[28],"a":[29,85],"linear":[30,86],"phase":[31,87,140],"modulation":[32,88],"path":[33,89],"which":[34,90],"insensitive":[36],"quantization":[38,58],"error":[39,59],"and":[40,54,60,77],"non-linearity":[41],"of":[42],"controlled":[44,74],"oscillator":[45,75],"(DCO).":[46],"Its":[47],"advantages":[48],"include":[49],"1)":[50],"Eliminating":[51],"fractional":[52,112,133],"spurs":[53,113],"noise":[55,141],"induced":[56,63],"by":[57,64,95,106],"latency":[62],"ADPLLs":[69],"2)":[70],"Relaxing":[71],"both":[72],"(DCO)":[76],"circuit":[80],"design":[81],"requirements.":[82,156],"3)":[83],"Providing":[84],"can":[91],"be":[92],"self":[93],"calibrated":[94],"using":[96,107],"loop":[99,103,109],"filter.":[100,110],"4)":[101],"Reducing":[102],"filter":[104],"area":[105],"The":[111,151],"are":[114],"9":[115],"30":[117],"dB":[118],"lower":[119],"than":[120],"latest":[122],"reported":[123],"ADPLLs.":[124],"At":[125],"3.6":[126],"GHz":[127],"under":[128,136],"mode":[130],"operation,":[131],"spur":[134],"-75":[137],"dBc,":[138],"-115.6":[143],"dBc/Hz":[144,148],"@400":[145],"KHz,":[146],"-134.9":[147],"@3":[149],"MHz.":[150],"performance":[152],"satisfies":[153],"GSM/GPRS/EDGE":[154],"system":[155]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}