{"id":"https://openalex.org/W2156395075","doi":"https://doi.org/10.1109/cicc.2008.4672185","title":"A 1V downconversion filter using duty-cycle controlled bandwidth tuning","display_name":"A 1V downconversion filter using duty-cycle controlled bandwidth tuning","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2156395075","doi":"https://doi.org/10.1109/cicc.2008.4672185","mag":"2156395075"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2008.4672185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054955290","display_name":"Peter Kurahashi","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Kurahashi","raw_affiliation_strings":["School of EECS, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of EECS, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036789252","display_name":"Pavan Kumar Hanumolu","orcid":"https://orcid.org/0000-0002-6233-8934"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pavan Kumar Hanumolu","raw_affiliation_strings":["School of EECS, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of EECS, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005450048","display_name":"Un-Ku Moon","orcid":"https://orcid.org/0000-0003-1948-057X"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Un-Ku Moon","raw_affiliation_strings":["School of EECS, Oregon State University, Corvallis, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of EECS, Oregon State University, Corvallis, OR, USA","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18134282,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"707","last_page":"710"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.8177106976509094},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5567411184310913},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.503227174282074},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5014209747314453},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4634406864643097},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4386161267757416},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3933720588684082},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33064278960227966},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.32529717683792114},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.31506675481796265},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2841816544532776},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14308637380599976}],"concepts":[{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.8177106976509094},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5567411184310913},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.503227174282074},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5014209747314453},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4634406864643097},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4386161267757416},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3933720588684082},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33064278960227966},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.32529717683792114},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.31506675481796265},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2841816544532776},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14308637380599976}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2008.4672185","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672185","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7099999785423279}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1988345492","https://openalex.org/W2020842588","https://openalex.org/W2135220434","https://openalex.org/W2153794871","https://openalex.org/W2162419995"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2900105712","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W4385507351","https://openalex.org/W881306924","https://openalex.org/W2808114008","https://openalex.org/W2017269528"],"abstract_inverted_index":{"This":[0,20],"paper":[1],"describes":[2],"a":[3,39,53,59,73],"downconversion":[4,14,63],"filter":[5,17,64],"which":[6],"uses":[7],"variable":[8],"delay":[9],"clocks":[10],"to":[11,30,72],"simultaneously":[12],"perform":[13],"mixing":[15],"and":[16,28,51,66],"bandwidth":[18,23,54,77],"tuning.":[19],"method":[21],"of":[22],"tuning":[24],"is":[25,56],"highly":[26],"linear":[27],"applicable":[29],"low":[31],"supply":[32],"voltages.":[33],"The":[34,62],"test":[35],"chip":[36],"fabricated":[37],"in":[38],"0.18":[40],"mum":[41],"CMOS":[42],"process":[43],"achieves":[44],"19.2":[45],"dBV":[46],"IIP3":[47],"at":[48,78],"1":[49],"V":[50],"has":[52],"that":[55],"tunable":[57],"over":[58],"-50%":[60],"range.":[61],"mixes":[65],"filters":[67],"an":[68],"830":[69],"MHz":[70],"input":[71],"nominal":[74],"300":[75],"kHz":[76],"DC.":[79]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}