{"id":"https://openalex.org/W2109188922","doi":"https://doi.org/10.1109/cicc.2008.4672171","title":"Inter-die signaling in three dimensional integrated circuits","display_name":"Inter-die signaling in three dimensional integrated circuits","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2109188922","doi":"https://doi.org/10.1109/cicc.2008.4672171","mag":"2109188922"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2008.4672171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672171","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110270765","display_name":"Christopher Mineo","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher Mineo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, USA","Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh , NC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh , NC","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066950026","display_name":"Ravi Jenkal","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ravi Jenkal","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, USA","Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh , NC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh , NC","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088844244","display_name":"Samson Melamed","orcid":"https://orcid.org/0000-0001-9225-5243"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Samson Melamed","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, USA","Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh , NC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh , NC","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000597593","display_name":"W. Rhett Davis","orcid":"https://orcid.org/0000-0002-9338-1441"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Rhett Davis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, North Carolina State University, USA","Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh , NC"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, North Carolina State University, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., North Carolina State Univ., Raleigh , NC","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":2.0367,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.87451295,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"655","last_page":"658"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.699974536895752},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6258258819580078},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6020681858062744},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5712041854858398},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5172948837280273},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.5155353546142578},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5020570755004883},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4767656922340393},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.472255140542984},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.464641809463501},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4469541311264038},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4448702335357666},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.438381552696228},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4302259087562561},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.23142707347869873},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.22455522418022156},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19579148292541504},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13970991969108582},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09611499309539795}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.699974536895752},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6258258819580078},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6020681858062744},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5712041854858398},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5172948837280273},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.5155353546142578},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5020570755004883},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4767656922340393},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.472255140542984},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.464641809463501},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4469541311264038},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4448702335357666},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.438381552696228},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4302259087562561},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.23142707347869873},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.22455522418022156},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19579148292541504},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13970991969108582},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09611499309539795},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2008.4672171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672171","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1512510215","https://openalex.org/W1939228150","https://openalex.org/W2022038016","https://openalex.org/W2023264348","https://openalex.org/W2107301532","https://openalex.org/W2117520286","https://openalex.org/W2123184444","https://openalex.org/W2128765501","https://openalex.org/W2139155713","https://openalex.org/W3169463464","https://openalex.org/W6655878857"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2388672758","https://openalex.org/W2065289416","https://openalex.org/W2754086592","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W1966325333","https://openalex.org/W2108200233","https://openalex.org/W2096946389"],"abstract_inverted_index":{"This":[0],"work":[1],"discusses":[2],"a":[3,25,29,58,68,124],"three":[4,30,60],"dimensional":[5,61],"network":[6,126],"on":[7],"chip":[8,36],"(3D":[9],"NoC)":[10],"fabricated":[11],"in":[12,57,85],"the":[13,47,65,72,96,121,130],"0.18":[14],"mum":[15],"MIT":[16],"Lincoln":[17],"Laboratories":[18],"3D":[19,87,90,125,132],"FDSOI":[20],"1.5":[21],"V":[22],"process.":[23],"As":[24],"proof":[26],"of":[27,49,75,98,112],"concept,":[28],"tier,":[31],"27":[32],"node,":[33],"NoC":[34],"test":[35],"occupying":[37],"4":[38],"mm2per":[39],"tier":[40],"was":[41],"designed":[42],"and":[43,63],"tested.":[44],"It":[45],"is":[46],"first":[48],"its":[50],"kind":[51],"to":[52,71,128],"demonstrate":[53],"successful":[54],"inter-tier":[55],"signaling":[56],"complex":[59,103],"design,":[62],"validates":[64],"technology":[66],"as":[67],"viable":[69],"alternative":[70],"continued":[73],"scaling":[74],"conventional":[76],"CMOS":[77],"processes.":[78],"Simulated":[79],"results":[80],"show":[81],"that":[82],"when":[83],"implemented":[84],"this":[86],"process,":[88],"simple":[89],"mesh":[91],"interconnection":[92],"networks":[93],"allow":[94],"for":[95,102,123],"sharing":[97],"global":[99],"routing":[100],"resources":[101],"systems":[104],"while":[105],"consuming":[106],"an":[107],"extremely":[108],"low":[109],"2":[110],"mW":[111],"power":[113],"per":[114],"transaction.":[115],"Using":[116],"these":[117],"results,":[118],"we":[119],"establish":[120],"need":[122],"simulator":[127],"quantify":[129],"advantage":[131],"circuit":[133],"implementations":[134],"have":[135],"over":[136],"2D.":[137]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}