{"id":"https://openalex.org/W2115246441","doi":"https://doi.org/10.1109/cicc.2008.4672170","title":"Clock distribution networks for 3-D ictegrated Circuits","display_name":"Clock distribution networks for 3-D ictegrated Circuits","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2115246441","doi":"https://doi.org/10.1109/cicc.2008.4672170","mag":"2115246441"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2008.4672170","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672170","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031542707","display_name":"Vasilis F. Pavlidis","orcid":"https://orcid.org/0000-0002-4063-4652"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vasilis F. Pavlidis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","Dept. of Electr. & Comput. Eng., Univ. of Rochester, Rochester, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Rochester, Rochester, NY","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059641297","display_name":"Ioannis Savidis","orcid":"https://orcid.org/0000-0003-4230-1795"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ioannis Savidis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","Dept. of Electr. & Comput. Eng., Univ. of Rochester, Rochester, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Rochester, Rochester, NY","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053517349","display_name":"Eby G. Friedman","orcid":"https://orcid.org/0000-0002-5549-7160"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eby G. Friedman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","Dept. of Electr. & Comput. Eng., Univ. of Rochester, Rochester, NY"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Rochester, Rochester, NY","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5388228"],"apc_list":null,"apc_paid":null,"fwci":12.8096,"has_fulltext":false,"cited_by_count":57,"citation_normalized_percentile":{"value":0.99495538,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"651","last_page":"654"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7918118238449097},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.7692070603370667},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6352577805519104},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5952897071838379},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5713032484054565},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5415904521942139},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5386009812355042},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5231986045837402},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4831087589263916},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.4575232267379761},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.4090711772441864},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.38612014055252075},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3703828454017639},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3369668126106262},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13272574543952942},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07402795553207397}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7918118238449097},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.7692070603370667},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6352577805519104},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5952897071838379},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5713032484054565},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5415904521942139},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5386009812355042},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5231986045837402},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4831087589263916},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.4575232267379761},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.4090711772441864},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.38612014055252075},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3703828454017639},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3369668126106262},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13272574543952942},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07402795553207397}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/cicc.2008.4672170","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672170","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/34bb0cf3-88e4-469b-a735-00ff5bbf2241","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/34bb0cf3-88e4-469b-a735-00ff5bbf2241","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Pavlidis, V F, Savidis, I & Friedman, E G 2008, Clock distribution networks for 3-D integrated circuits. in Proceedings of the Custom Integrated Circuits Conference|Proc Custom Integr Circuits Conf. IEEE, pp. 651-654, IEEE 2008 Custom Integrated Circuits Conference, CICC 2008, San Jose, CA, 1/07/08. https://doi.org/10.1109/CICC.2008.4672170","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:pure.atira.dk:publications/34bb0cf3-88e4-469b-a735-00ff5bbf2241","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/clock-distribution-networks-for-3d-integrated-circuits(34bb0cf3-88e4-469b-a735-00ff5bbf2241).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Pavlidis, V F, Savidis, I & Friedman, E G 2008, Clock distribution networks for 3-D integrated circuits. in Proceedings of the Custom Integrated Circuits Conference|Proc Custom Integr Circuits Conf. IEEE, pp. 651-654, IEEE 2008 Custom Integrated Circuits Conference, CICC 2008, San Jose, CA, 1/07/08. https://doi.org/10.1109/CICC.2008.4672170","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.44999998807907104,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1485756999","https://openalex.org/W1502296014","https://openalex.org/W1506613007","https://openalex.org/W1949438111","https://openalex.org/W2055510065","https://openalex.org/W2102089162","https://openalex.org/W2105844603","https://openalex.org/W2130324138","https://openalex.org/W2131239505","https://openalex.org/W2137807823","https://openalex.org/W2140177889","https://openalex.org/W2147890024","https://openalex.org/W2168866105","https://openalex.org/W4235746813"],"related_works":["https://openalex.org/W2028052815","https://openalex.org/W2282665643","https://openalex.org/W2087612346","https://openalex.org/W2066822161","https://openalex.org/W2164715378","https://openalex.org/W2144402314","https://openalex.org/W2075400577","https://openalex.org/W2374573150","https://openalex.org/W2144518356","https://openalex.org/W2246178160"],"abstract_inverted_index":{"Three-dimensional":[0],"(3D)":[1],"integration":[2],"is":[3,39,70],"an":[4],"important":[5],"technology":[6],"that":[7],"addresses":[8],"fundamental":[9],"limitations":[10],"of":[11,32,46,62],"on-chip":[12],"interconnects.":[13],"Several":[14],"design":[15],"issues":[16],"related":[17],"to":[18,27],"3D":[19,34,48,64],"circuits,":[20],"such":[21],"as":[22],"multi-plane":[23],"synchronization,":[24],"however,":[25],"need":[26],"be":[28],"addressed.":[29],"A":[30],"comparison":[31],"three":[33],"clock":[35,81],"distribution":[36],"network":[37],"topologies":[38,82],"presented":[40],"in":[41],"this":[42],"paper.":[43],"Experimental":[44],"results":[45],"a":[47],"test":[49,65],"circuit":[50,66],"manufactured":[51],"by":[52],"the":[53,63,79],"MIT":[54],"Lincoln":[55],"Laboratories":[56],"are":[57,83],"also":[58,84],"described.":[59],"Successful":[60],"operation":[61],"at":[67],"1.4":[68],"GHz":[69],"demonstrated.":[71],"Clock":[72],"skew":[73],"and":[74],"power":[75],"dissipation":[76],"measurements":[77],"for":[78],"different":[80],"provided.":[85]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":10}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}