{"id":"https://openalex.org/W2160139408","doi":"https://doi.org/10.1109/cicc.2008.4672141","title":"A 3D graphics processor with fast 4D vector inner product units and power aware texture cache","display_name":"A 3D graphics processor with fast 4D vector inner product units and power aware texture cache","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2160139408","doi":"https://doi.org/10.1109/cicc.2008.4672141","mag":"2160139408"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2008.4672141","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672141","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017283529","display_name":"Jaesung Yoon","orcid":"https://orcid.org/0000-0001-6444-6480"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Sung Yoon","raw_affiliation_strings":["Department of EECS, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EECS, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100454659","display_name":"Dong\u2010Hyun Kim","orcid":"https://orcid.org/0000-0001-9807-4064"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Donghyun Kim","raw_affiliation_strings":["Department of EECS, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EECS, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049593355","display_name":"Chang-Hyo Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chang-Hyo Yu","raw_affiliation_strings":["Department of EECS, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EECS, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052390471","display_name":"Lee\u2010Sup Kim","orcid":"https://orcid.org/0000-0001-9585-4591"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Lee-Sup Kim","raw_affiliation_strings":["Department of EECS, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EECS, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":1.1273,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.77986315,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"539","last_page":"542"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7996866703033447},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.6226238012313843},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5968345403671265},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5599110126495361},{"id":"https://openalex.org/keywords/shader","display_name":"Shader","score":0.5012259483337402},{"id":"https://openalex.org/keywords/matrix-multiplication","display_name":"Matrix multiplication","score":0.4951991140842438},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.485811710357666},{"id":"https://openalex.org/keywords/graphics-processing-unit","display_name":"Graphics processing unit","score":0.4699324071407318},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.46975424885749817},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4345468282699585},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3543586730957031},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3272404968738556},{"id":"https://openalex.org/keywords/computer-graphics","display_name":"Computer graphics (images)","score":0.22244125604629517},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.1256139576435089},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1180935800075531}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7996866703033447},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.6226238012313843},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5968345403671265},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5599110126495361},{"id":"https://openalex.org/C177681979","wikidata":"https://www.wikidata.org/wiki/Q633182","display_name":"Shader","level":3,"score":0.5012259483337402},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.4951991140842438},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.485811710357666},{"id":"https://openalex.org/C2779851693","wikidata":"https://www.wikidata.org/wiki/Q183484","display_name":"Graphics processing unit","level":2,"score":0.4699324071407318},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.46975424885749817},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4345468282699585},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3543586730957031},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3272404968738556},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.22244125604629517},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.1256139576435089},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1180935800075531},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2008.4672141","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672141","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1538115619","https://openalex.org/W1541963660","https://openalex.org/W1995948460","https://openalex.org/W1999804785","https://openalex.org/W2029567004","https://openalex.org/W2103705271","https://openalex.org/W2126013304","https://openalex.org/W2147271496","https://openalex.org/W2151215538","https://openalex.org/W2170806963","https://openalex.org/W4234187225","https://openalex.org/W6657984011","https://openalex.org/W6675670493","https://openalex.org/W6681876088","https://openalex.org/W6816620233"],"related_works":["https://openalex.org/W4210947554","https://openalex.org/W2143798049","https://openalex.org/W4386771857","https://openalex.org/W2479348112","https://openalex.org/W1989120073","https://openalex.org/W2224540060","https://openalex.org/W2166282436","https://openalex.org/W2107657843","https://openalex.org/W2057049255","https://openalex.org/W1984468321"],"abstract_inverted_index":{"A":[0],"3D":[1],"graphics":[2],"system":[3,51],"integrating":[4],"two":[5],"symmetric":[6],"unified":[7],"shader":[8],"cores":[9],"for":[10,45],"mobile":[11],"application":[12],"is":[13,30],"presented.":[14],"To":[15],"utilize":[16],"instruction,":[17],"data,":[18],"and":[19,27,52,76,89],"task":[20],"level":[21],"parallelism,":[22],"a":[23,53],"dual-core,":[24],"dual-issue":[25],"VLIW":[26],"multi-threading":[28],"method":[29],"adopted.":[31],"For":[32],"efficient":[33],"processing,":[34],"an":[35,48],"IEEE-754":[36],"compliant":[37],"fast":[38],"4D":[39],"vector":[40],"inner":[41],"product":[42],"arithmetic":[43],"unit":[44,64],"matrix":[46],"multiplication,":[47],"internal":[49],"bus":[50],"configurable":[54],"texture":[55,63],"cache":[56],"technique":[57],"to":[58],"reduce":[59],"power":[60,81,95],"consumption":[61],"in":[62,92],"are":[65,97],"proposed.":[66],"By":[67],"these":[68],"methods,":[69],"the":[70,80],"proposed":[71],"processor":[72],"achieves":[73],"143":[74],"Mvertices/s":[75],"2.3":[77],"Gtexels/s":[78],"consuming":[79],"of":[82],"367":[83],"mW.":[84],"Also,":[85],"45%":[86],"performance":[87,93],"improvement":[88],"26%":[90],"increase":[91],"per":[94],"ratio":[96],"achieved.":[98]},"counts_by_year":[{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}