{"id":"https://openalex.org/W2113835649","doi":"https://doi.org/10.1109/cicc.2008.4672105","title":"A 512-KB level-2 cache design in 45-nm for low power IA processor silverthorne","display_name":"A 512-KB level-2 cache design in 45-nm for low power IA processor silverthorne","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W2113835649","doi":"https://doi.org/10.1109/cicc.2008.4672105","mag":"2113835649"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2008.4672105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038721597","display_name":"Mohammed Taufique","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammed H. Taufique","raw_affiliation_strings":["Intel Corporation, Austin, TX, USA","Intel Corporation, Austin, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation, Austin, TX#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097722607","display_name":"Alex Okpisz","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex Okpisz","raw_affiliation_strings":["Austin, TX, USA","Intel Corporation, Austin, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Intel Corporation, Austin, TX#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108509271","display_name":"Haseeb N. Ahmed","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Haseeb N. Ahmed","raw_affiliation_strings":["Austin, TX, USA","Intel Corporation, Austin, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Intel Corporation, Austin, TX#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034343779","display_name":"J. Riley","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John R. Riley","raw_affiliation_strings":["Austin, TX, USA","Intel Corporation, Austin, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Intel Corporation, Austin, TX#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068618657","display_name":"Mohammad M. Hasan","orcid":"https://orcid.org/0000-0001-8702-4811"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammad M. Hasan","raw_affiliation_strings":["Austin, TX, USA","Intel Corporation, Austin, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Intel Corporation, Austin, TX#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111641823","display_name":"G. Gerosa","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gian Gerosa","raw_affiliation_strings":["Austin, TX, USA","Intel Corporation, Austin, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"Intel Corporation, Austin, TX#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3392,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6566805,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"403","last_page":"406"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7344384789466858},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6414686441421509},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6271445155143738},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.5646199584007263},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4965434670448303},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4666571319103241},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.458186537027359},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.41706186532974243},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38537174463272095},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3803217113018036},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.312994122505188},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.20965388417243958},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.17927348613739014},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17833319306373596}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7344384789466858},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6414686441421509},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6271445155143738},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.5646199584007263},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4965434670448303},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4666571319103241},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.458186537027359},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.41706186532974243},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38537174463272095},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3803217113018036},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.312994122505188},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.20965388417243958},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.17927348613739014},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17833319306373596},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2008.4672105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2126898248","https://openalex.org/W2137883557","https://openalex.org/W2158609250"],"related_works":["https://openalex.org/W1835913819","https://openalex.org/W2548084981","https://openalex.org/W2051363901","https://openalex.org/W2127348582","https://openalex.org/W2136142653","https://openalex.org/W2373152541","https://openalex.org/W2174410816","https://openalex.org/W3209598999","https://openalex.org/W2159817233","https://openalex.org/W2107909712"],"abstract_inverted_index":{"A":[0],"self-timed,":[1],"phase":[2],"based":[3],"512KB":[4],"L2":[5],"cache":[6,97],"design":[7,22,101],"in":[8,41,48],"45":[9],"nm":[10],"CMOS":[11],"process":[12],"for":[13,78],"a":[14],"low":[15],"power":[16],"IA":[17],"core":[18,29],"is":[19,46],"presented.":[20],"The":[21,100],"supports":[23],"back":[24,26],"to":[25,52,95],"access":[27],"every":[28],"clock":[30],"by":[31],"performing":[32],"sense":[33],"amplifier":[34],"(SA)":[35],"evaluation":[36],"and":[37,59,75,88,109,115],"SA":[38,58],"precharge":[39],"(SAPCH)":[40],"one":[42],"phase.":[43],"Dynamic":[44],"latch":[45,60],"used":[47],"the":[49,54,79,85,103],"data-out":[50],"path":[51],"enable":[53],"use":[55],"of":[56,106],"narrowest":[57],"pulse":[61],"(LATCK)":[62],"width":[63],"during":[64],"high":[65],"volume":[66],"manufacturing":[67],"(HVM).":[68],"Power":[69],"gated":[70],"(PG)":[71],"WL":[72],"driver,":[73],"sleep":[74,77],"deep":[76],"SRAM":[80],"array":[81],"along":[82],"with":[83],"floating":[84],"bit":[86],"lines":[87],"tri-state":[89],"write":[90],"driver":[91],"schemes":[92],"are":[93],"implemented":[94],"reduce":[96],"leakage":[98],"power.":[99],"meets":[102],"performance":[104],"requirement":[105],"2.0":[107],"GHz":[108,111],"1.0":[110,113],"at":[112,119],"V":[114,117],"0.75":[116],"respectively":[118],"90C.":[120]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}