{"id":"https://openalex.org/W1982447852","doi":"https://doi.org/10.1109/cicc.2008.4672091","title":"Session 14 - Advanced SoCs - techniques and applications","display_name":"Session 14 - Advanced SoCs - techniques and applications","publication_year":2008,"publication_date":"2008-09-01","ids":{"openalex":"https://openalex.org/W1982447852","doi":"https://doi.org/10.1109/cicc.2008.4672091","mag":"1982447852"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2008.4672091","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672091","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steve Wilton","raw_affiliation_strings":["University of British Columbia, Canada","University of British Columbia, Canada ,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"University of British Columbia, Canada ,","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111876274","display_name":"Arif Rahman","orcid":"https://orcid.org/0000-0002-6115-9870"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arif Rahman","raw_affiliation_strings":["Xilinx Research Laboratories, China","Xilinx Research Labs, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx Research Laboratories, China","institution_ids":[]},{"raw_affiliation_string":"Xilinx Research Labs, USA","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03734115,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"lii","last_page":"liii"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.8597812652587891},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7240867614746094},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6090825796127319},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6052983403205872},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5744390487670898},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5003595352172852},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41918349266052246},{"id":"https://openalex.org/keywords/world-wide-web","display_name":"World Wide Web","score":0.05883222818374634}],"concepts":[{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.8597812652587891},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7240867614746094},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6090825796127319},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6052983403205872},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5744390487670898},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5003595352172852},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41918349266052246},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.05883222818374634},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2008.4672091","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2008.4672091","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2036806516","https://openalex.org/W1967394420","https://openalex.org/W2565425548","https://openalex.org/W2502691491","https://openalex.org/W2392009442","https://openalex.org/W2155685366","https://openalex.org/W2142443274","https://openalex.org/W13556768","https://openalex.org/W2912613323","https://openalex.org/W2100663632"],"abstract_inverted_index":{"The":[0],"complexity":[1],"of":[2,32],"SoC":[3,10],"designs":[4],"is":[5],"increasing.":[6],"Not":[7],"only":[8],"must":[9],"designers":[11],"integrate":[12],"novel":[13,37],"algorithmic":[14],"and":[15,25,35],"architectural":[16],"innovations,":[17],"but":[18],"do":[19],"so":[20],"while":[21],"addressing":[22],"variability,":[23],"reliability,":[24],"power":[26],"constraints.":[27],"This":[28],"session":[29],"addresses":[30],"some":[31],"these":[33],"techniques,":[34],"describes":[36],"architectures":[38],"for":[39],"complex":[40],"SoCs.":[41]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}