{"id":"https://openalex.org/W2104350218","doi":"https://doi.org/10.1109/cicc.2007.4405863","title":"Modeling and Simulation of Noise in Closed-Loop All-Digital PLLs using Verilog-A","display_name":"Modeling and Simulation of Noise in Closed-Loop All-Digital PLLs using Verilog-A","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2104350218","doi":"https://doi.org/10.1109/cicc.2007.4405863","mag":"2104350218"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2007.4405863","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405863","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086577626","display_name":"W. Walter Fergusson","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. Walter Fergusson","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA","Altera Corp., San Jose"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"Altera Corp., San Jose","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110187405","display_name":"Rakesh Patel","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rakesh H. Patel","raw_affiliation_strings":["Altera Corporation, San Jose, CA, USA","Altera Corp., San Jose"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I22433950"]},{"raw_affiliation_string":"Altera Corp., San Jose","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010079698","display_name":"William Bereza","orcid":null},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William Bereza","raw_affiliation_strings":["Altera Corporation, Kanata, ONT, Canada","Altera Corporation, 101 Innovation Dr. San Jose, CA 95134; Altera Corporation, 100-411 Legget Dr. Kanata, Ontario, Canada K2K 3C9"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corporation, Kanata, ONT, Canada","institution_ids":[]},{"raw_affiliation_string":"Altera Corporation, 101 Innovation Dr. San Jose, CA 95134; Altera Corporation, 100-411 Legget Dr. Kanata, Ontario, Canada K2K 3C9","institution_ids":["https://openalex.org/I22433950"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I22433950"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"857","last_page":"860"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8705384135246277},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8490374088287354},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.6640432476997375},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6617147922515869},{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.6445911526679993},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.6124511361122131},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5949187874794006},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.4996044635772705},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4973461925983429},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.4921538233757019},{"id":"https://openalex.org/keywords/modeling-and-simulation","display_name":"Modeling and simulation","score":0.44044506549835205},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.2646004557609558},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20125415921211243},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1956440508365631},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1576056182384491},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11513248085975647},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11088520288467407}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8705384135246277},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8490374088287354},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.6640432476997375},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6617147922515869},{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.6445911526679993},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.6124511361122131},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5949187874794006},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.4996044635772705},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4973461925983429},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.4921538233757019},{"id":"https://openalex.org/C167343916","wikidata":"https://www.wikidata.org/wiki/Q6888384","display_name":"Modeling and simulation","level":2,"score":0.44044506549835205},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.2646004557609558},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20125415921211243},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1956440508365631},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1576056182384491},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11513248085975647},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11088520288467407},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2007.4405863","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405863","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W566385658","https://openalex.org/W1584247638","https://openalex.org/W2079829506","https://openalex.org/W2121539503","https://openalex.org/W2164877040"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2380467267","https://openalex.org/W1980525453","https://openalex.org/W2325206724","https://openalex.org/W1487557653","https://openalex.org/W2103754166","https://openalex.org/W2376275105","https://openalex.org/W2058003010","https://openalex.org/W2899351227","https://openalex.org/W2350523680"],"abstract_inverted_index":{"The":[0,30],"modeling":[1],"and":[2,21,27,40,53],"simulation":[3],"of":[4,56],"an":[5],"all-digital":[6],"PLL":[7,38],"is":[8,15],"presented.":[9],"Verilog-A,":[10],"owing":[11],"to":[12,17,35,60],"its":[13],"flexibility,":[14],"used":[16,24],"create":[18],"both":[19],"behavioral":[20],"gate-level":[22],"models":[23],"in":[25],"system-level":[26],"circuit-based":[28],"simulation.":[29],"methodology":[31],"presented":[32],"allows":[33],"us":[34,59],"simulate":[36],"the":[37],"closed-loop":[39],"accurately":[41],"take":[42],"into":[43],"account":[44],"reference":[45],"phase":[46,49],"noise,":[47,50],"DCO":[48],"quantization":[51],"noise":[52],"any":[54,66],"excess":[55],"it,":[57],"allowing":[58],"validate":[61],"our":[62],"jitter":[63],"budget":[64],"for":[65],"given":[67],"application.":[68]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}