{"id":"https://openalex.org/W2160116691","doi":"https://doi.org/10.1109/cicc.2007.4405861","title":"Chip-Level Substrate Noise Analysis with Emphasis of Vertical Impurity Profile for Isolation","display_name":"Chip-Level Substrate Noise Analysis with Emphasis of Vertical Impurity Profile for Isolation","publication_year":2007,"publication_date":"2007-09-01","ids":{"openalex":"https://openalex.org/W2160116691","doi":"https://doi.org/10.1109/cicc.2007.4405861","mag":"2160116691"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2007.4405861","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044934816","display_name":"Daisuke Kosaka","orcid":null},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Daisuke Kosaka","raw_affiliation_strings":["Department of Computer and Systems Engineering, Kobe University, Kobe, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Systems Engineering, Kobe University, Kobe, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070370721","display_name":"Makoto Nagata","orcid":"https://orcid.org/0000-0002-0625-9107"},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Nagata","raw_affiliation_strings":["Department of Computer and Systems Engineering, Kobe University, Kobe, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Computer and Systems Engineering, Kobe University, Kobe, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049116317","display_name":"Yoshitaka Murasaka","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yoshitaka Murasaka","raw_affiliation_strings":["Artech Corporation"],"affiliations":[{"raw_affiliation_string":"Artech Corporation","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101570428","display_name":"Atsushi Iwata","orcid":"https://orcid.org/0000-0001-7308-5314"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Atsushi Iwata","raw_affiliation_strings":["Artech Corporation"],"affiliations":[{"raw_affiliation_string":"Artech Corporation","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5044934816"],"corresponding_institution_ids":["https://openalex.org/I65837984"],"apc_list":null,"apc_paid":null,"fwci":0.7025,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.75460754,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"849","last_page":"852"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/substrate-coupling","display_name":"Substrate coupling","score":0.8475298881530762},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5817651748657227},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5620734691619873},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5557985305786133},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5124529004096985},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.47520574927330017},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44451603293418884},{"id":"https://openalex.org/keywords/substrate","display_name":"Substrate (aquarium)","score":0.42495793104171753},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3928721845149994},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27643102407455444},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.2642391324043274},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2451474964618683},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.13032853603363037},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.0659780204296112}],"concepts":[{"id":"https://openalex.org/C51674796","wikidata":"https://www.wikidata.org/wiki/Q7632167","display_name":"Substrate coupling","level":4,"score":0.8475298881530762},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5817651748657227},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5620734691619873},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5557985305786133},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5124529004096985},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.47520574927330017},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44451603293418884},{"id":"https://openalex.org/C2777289219","wikidata":"https://www.wikidata.org/wiki/Q7632154","display_name":"Substrate (aquarium)","level":2,"score":0.42495793104171753},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3928721845149994},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27643102407455444},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.2642391324043274},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2451474964618683},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.13032853603363037},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0659780204296112},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C155310634","wikidata":"https://www.wikidata.org/wiki/Q1852785","display_name":"Trench","level":3,"score":0.0},{"id":"https://openalex.org/C111368507","wikidata":"https://www.wikidata.org/wiki/Q43518","display_name":"Oceanography","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2007.4405861","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405861","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1520187900","https://openalex.org/W1978343054","https://openalex.org/W1996718405","https://openalex.org/W2050852788","https://openalex.org/W2072627139","https://openalex.org/W2119927257","https://openalex.org/W2137275740","https://openalex.org/W2139710317","https://openalex.org/W2143488967","https://openalex.org/W2170046261"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2217909676","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2532402682","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2083105144","https://openalex.org/W2357426242","https://openalex.org/W2337245573"],"abstract_inverted_index":{"Slice-and-stack":[0],"representation":[1],"of":[2,14,29,39,47,78,95,109,123],"a":[3,44,64,74,85,124,129],"vertical":[4],"substrate":[5,24,30,41,70,82,96],"impurity":[6],"profile":[7],"in":[8,22,84,99,128],"F-matrix":[9],"computation":[10],"captures":[11],"isolation":[12],"effects":[13],"deep":[15],"N-wells":[16],"as":[17,19],"well":[18],"guard":[20],"rings":[21],"chip-level":[23,40],"coupling.":[25],"A":[26],"reference":[27,65,125],"flow":[28,59],"noise":[31,48,71,97,111],"analysis":[32,122],"combines":[33],"the":[34,93,107],"derived":[35],"equivalent":[36],"circuit":[37],"model":[38,46],"coupling":[42,83,98,114],"with":[43,63],"generalized":[45],"injection":[49],"from":[50,115,119],"digital":[51],"circuits":[52],"due":[53],"to":[54],"gate":[55],"switching":[56],"operation.":[57],"The":[58],"is":[60,90],"tightly":[61],"united":[62],"test-chip":[66],"structure":[67],"for":[68,76],"on-chip":[69],"measurements,":[72],"providing":[73],"basis":[75],"verification":[77],"design":[79],"guidelines":[80],"against":[81],"given":[86],"manufacturing":[87],"technology.":[88,134],"It":[89],"elucidated":[91],"that":[92],"models":[94],"twin-tub":[100],"and":[101,112,121],"triple-well":[102],"designs":[103],"are":[104],"dominated":[105],"by":[106],"leakage":[108],"Vss":[110],"capacitive":[113],"Vdd":[116],"noise,":[117],"respectively,":[118],"measurements":[120],"test":[126],"chip":[127],"0.18-\u03bc:m":[130],"CMOS":[131],"p-type":[132],"bulk":[133]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}