{"id":"https://openalex.org/W2096965884","doi":"https://doi.org/10.1109/cicc.2007.4405836","title":"ASIC Design and Verification in an FPGA Environment","display_name":"ASIC Design and Verification in an FPGA Environment","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2096965884","doi":"https://doi.org/10.1109/cicc.2007.4405836","mag":"2096965884"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2007.4405836","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405836","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003700236","display_name":"Dejan Markovi\u0107","orcid":"https://orcid.org/0000-0002-6744-7531"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Dejan Markovic","raw_affiliation_strings":["Department of Electrical Engineering, University of California, Los Angeles, USA","California Univ., Los Angeles#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of California, Los Angeles, USA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"California Univ., Los Angeles#TAB#","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085715434","display_name":"Chang Chen","orcid":"https://orcid.org/0000-0003-3778-7938"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chen Chang","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California, Berkeley, USA","[Berkeley Wireless Research Center, University of California, Berkeley, USA]"],"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"[Berkeley Wireless Research Center, University of California, Berkeley, USA]","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102947841","display_name":"Brian Richards","orcid":"https://orcid.org/0000-0001-9084-5282"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Richards","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California, Berkeley, USA","[Berkeley Wireless Research Center, University of California, Berkeley, USA]"],"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"[Berkeley Wireless Research Center, University of California, Berkeley, USA]","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020581824","display_name":"Hayden Kwok\u2010Hay So","orcid":"https://orcid.org/0000-0002-6514-0237"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hayden So","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California, Berkeley, USA","[Berkeley Wireless Research Center, University of California, Berkeley, USA]"],"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"[Berkeley Wireless Research Center, University of California, Berkeley, USA]","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041784384","display_name":"Borivoje Nikoli\u0107","orcid":"https://orcid.org/0000-0003-2324-1715"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Borivoje Nikolic","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California, Berkeley, USA","[Berkeley Wireless Research Center, University of California, Berkeley, USA]"],"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"[Berkeley Wireless Research Center, University of California, Berkeley, USA]","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087529266","display_name":"R.W. Brodersen","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robert W. Brodersen","raw_affiliation_strings":["Berkeley Wireless Research Center, University of California, Berkeley, USA","[Berkeley Wireless Research Center, University of California, Berkeley, USA]"],"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"[Berkeley Wireless Research Center, University of California, Berkeley, USA]","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5003700236"],"corresponding_institution_ids":["https://openalex.org/I161318765"],"apc_list":null,"apc_paid":null,"fwci":1.9,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.85932995,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"737","last_page":"740"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8939265012741089},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7970495820045471},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6725780963897705},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.6320672631263733},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5273417234420776},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4611838459968567},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3331459164619446}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8939265012741089},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7970495820045471},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6725780963897705},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.6320672631263733},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5273417234420776},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4611838459968567},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3331459164619446}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/cicc.2007.4405836","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405836","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:hub.hku.hk:10722/99666","is_oa":false,"landing_page_url":"http://hdl.handle.net/10722/99666","pdf_url":null,"source":{"id":"https://openalex.org/S4377196271","display_name":"The HKU Scholars Hub (University of Hong Kong)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I889458895","host_organization_name":"University of Hong Kong","host_organization_lineage":["https://openalex.org/I889458895"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference_Paper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W227396582","https://openalex.org/W1541235314","https://openalex.org/W1541963660","https://openalex.org/W2099916047","https://openalex.org/W2120771707","https://openalex.org/W2153677786","https://openalex.org/W2166963872","https://openalex.org/W2167521037"],"related_works":["https://openalex.org/W1485756991","https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2082487009","https://openalex.org/W2376218453","https://openalex.org/W2984236338"],"abstract_inverted_index":{"A":[0],"unified":[1,39],"algorithm-architecture-circuit":[2],"co-design":[3],"environment":[4,25],"for":[5,29,100,109,122],"dedicated":[6],"signal":[7,125],"processing":[8],"hardware":[9],"is":[10,14,27,117],"presented.":[11],"The":[12,62,77,97,115],"approach":[13,116],"based":[15],"on":[16,119],"a":[17,45,106],"single":[18],"design":[19,51,80,88],"description":[20,40,81],"in":[21,84],"the":[22,59,87,94,112],"graphical":[23],"Matlab/Simulink":[24],"that":[26],"used":[28,99,104],"FPGA":[30,98],"emulation,":[31],"ASIC":[32,121],"design,":[33],"verification":[34,95],"and":[35,69,92],"chip":[36],"testing.":[37],"This":[38],"enables":[41],"system":[42],"designer":[43],"with":[44],"visibility":[46],"through":[47],"several":[48],"layers":[49],"of":[50,86,111],"hierarchy":[52],"down":[53],"to":[54,57,72],"circuit":[55],"level":[56],"select":[58],"optimal":[60],"architecture.":[61],"tool":[63,108],"flow":[64],"propagates":[65],"up":[66],"circuit-level":[67],"performance":[68],"power":[70],"estimates":[71],"rapidly":[73],"evaluate":[74],"architecture-level":[75],"tradeoffs.":[76],"common":[78],"Simulink":[79],"minimizes":[82],"errors":[83],"translation":[85],"between":[89],"different":[90],"descriptions,":[91],"eases":[93],"burden.":[96],"emulation":[101],"can":[102],"be":[103],"as":[105],"low-cost":[107],"testing":[110],"fabricated":[113],"ASIC.":[114],"demonstrated":[118],"an":[120],"4times4":[123],"MIMO":[124],"processing.":[126]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":3}],"updated_date":"2026-01-25T23:04:38.658462","created_date":"2025-10-10T00:00:00"}