{"id":"https://openalex.org/W2155750886","doi":"https://doi.org/10.1109/cicc.2007.4405834","title":"Power-Efficient Dual-Supply 64kB L1 Caches in a 65nm CMOS Technology","display_name":"Power-Efficient Dual-Supply 64kB L1 Caches in a 65nm CMOS Technology","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2155750886","doi":"https://doi.org/10.1109/cicc.2007.4405834","mag":"2155750886"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2007.4405834","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045816546","display_name":"B. K. Campbell","orcid":"https://orcid.org/0000-0001-6941-5034"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Brian Campbell","raw_affiliation_strings":["PA Semi, Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"PA Semi, Inc., Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032906003","display_name":"James E. Burnette","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"James Burnette","raw_affiliation_strings":["PA Semi, Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"PA Semi, Inc., Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079832633","display_name":"Naveen Javarappa","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Naveen Javarappa","raw_affiliation_strings":["PA Semi, Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"PA Semi, Inc., Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019919478","display_name":"V. von Kaenel","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vincent von Kaenel","raw_affiliation_strings":["PA Semi, Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"PA Semi, Inc., Santa Clara, CA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5045816546"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3512,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67651621,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"729","last_page":"732"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.629730761051178},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.6288397312164307},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5951479077339172},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.558881938457489},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5551208257675171},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5420206189155579},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.5344758629798889},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4837465286254883},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.4260512888431549},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41615721583366394},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.347644180059433},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3227469325065613},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2304232120513916},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22641542553901672},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17844796180725098},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16974809765815735},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13025730848312378},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10027042031288147}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.629730761051178},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.6288397312164307},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5951479077339172},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.558881938457489},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5551208257675171},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5420206189155579},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.5344758629798889},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4837465286254883},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.4260512888431549},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41615721583366394},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.347644180059433},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3227469325065613},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2304232120513916},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22641542553901672},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17844796180725098},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16974809765815735},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13025730848312378},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10027042031288147},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2007.4405834","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405834","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1515407580","https://openalex.org/W2009225651","https://openalex.org/W2061953318","https://openalex.org/W2067204912","https://openalex.org/W3109053804","https://openalex.org/W6665870340"],"related_works":["https://openalex.org/W2055008360","https://openalex.org/W1500063550","https://openalex.org/W2135118255","https://openalex.org/W215057456","https://openalex.org/W2106366463","https://openalex.org/W1535718467","https://openalex.org/W2165891825","https://openalex.org/W4251805775","https://openalex.org/W4239364405","https://openalex.org/W4231092740"],"abstract_inverted_index":{"The":[0],"64":[1],"kB":[2],"LI":[3],"caches":[4],"on":[5],"the":[6],"PA6T-1682M":[7],"SoC":[8],"CPU":[9],"are":[10],"composed":[11],"of":[12],"common":[13],"data":[14],"and":[15,25,44,57],"tag":[16,60],"structures":[17],"fabricated":[18],"in":[19],"a":[20,27,58],"65":[21],"nm":[22],"CMOS":[23],"process":[24],"deliver":[26],"1.5":[28],"cycle":[29],"read":[30],"latency":[31],"with":[32],"32":[33],"GB/s":[34],"bandwidth":[35],"at":[36],"2":[37],"GHz.":[38],"Several":[39],"features":[40],"optimize":[41],"cache":[42],"performance":[43],"power":[45],"including":[46],"power-down":[47],"safe":[48],"level":[49],"shifters,":[50],"streamlined":[51],"dual-supply":[52],"bitslices,":[53],"fine-grain":[54],"clock":[55],"gating,":[56],"centralized":[59],"floorplan.":[61]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}