{"id":"https://openalex.org/W2110415723","doi":"https://doi.org/10.1109/cicc.2007.4405830","title":"Cell Broadband Engine Processor Design Methodology","display_name":"Cell Broadband Engine Processor Design Methodology","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2110415723","doi":"https://doi.org/10.1109/cicc.2007.4405830","mag":"2110415723"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2007.4405830","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405830","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102018355","display_name":"Osamu Takahashi","orcid":"https://orcid.org/0000-0002-5321-1747"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"O. Takahashi","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX, USA","IBM, Austin"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"IBM, Austin","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064185514","display_name":"E. Behnen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. Behnen","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX, USA","IBM, Austin"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"IBM, Austin","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015863495","display_name":"S. Cottier","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. R. Cottier","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX, USA","IBM, Austin"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"IBM, Austin","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097380889","display_name":"P. Coulman. S. H. Dhong","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Coulman. S. H. Dhong","raw_affiliation_strings":["IBM, Austin"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM, Austin","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037849761","display_name":"B. Flachs","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Flachs","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX, USA","IBM, Austin"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"IBM, Austin","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062909392","display_name":"H. Peter Hofstee","orcid":"https://orcid.org/0000-0001-9649-7338"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Hofstee","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX, USA","IBM, Austin"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"IBM, Austin","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060554598","display_name":"Chris J. Johnson","orcid":"https://orcid.org/0000-0002-4044-6993"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. J. Johnson","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX, USA","IBM, Austin"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"IBM, Austin","institution_ids":["https://openalex.org/I4210156936"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078565660","display_name":"S. Posluszny","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Posluszny","raw_affiliation_strings":["IBM Systems and Technology Group, Austin, TX, USA","IBM, Austin"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":"IBM, Austin","institution_ids":["https://openalex.org/I4210156936"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12078034,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"711","last_page":"716"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6619027853012085},{"id":"https://openalex.org/keywords/broadband","display_name":"Broadband","score":0.5265781283378601},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.49197956919670105},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.47507184743881226},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4744128882884979},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.460314005613327},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41792139410972595},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4129383862018585},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3746197819709778},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3617008924484253},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33008474111557007},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2401888072490692},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21903064846992493},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.15829721093177795},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15286681056022644},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13072964549064636},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.10920596122741699},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.09802180528640747}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6619027853012085},{"id":"https://openalex.org/C509933004","wikidata":"https://www.wikidata.org/wiki/Q194163","display_name":"Broadband","level":2,"score":0.5265781283378601},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.49197956919670105},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.47507184743881226},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4744128882884979},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.460314005613327},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41792139410972595},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4129383862018585},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3746197819709778},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3617008924484253},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33008474111557007},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2401888072490692},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21903064846992493},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.15829721093177795},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15286681056022644},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13072964549064636},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.10920596122741699},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.09802180528640747},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2007.4405830","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405830","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1575732703","https://openalex.org/W1582510115","https://openalex.org/W2020164889","https://openalex.org/W2023126431","https://openalex.org/W2152506767","https://openalex.org/W2162991651","https://openalex.org/W2166874959","https://openalex.org/W2173313568"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2145376025","https://openalex.org/W3127845477","https://openalex.org/W2005728592","https://openalex.org/W4239594101","https://openalex.org/W229101532","https://openalex.org/W2113774150","https://openalex.org/W2188626039"],"abstract_inverted_index":{"The":[0],"cell":[1],"BE":[2],"design":[3,23,37],"methodology":[4],"is":[5],"described":[6],"which":[7],"enables":[8],"high":[9,11],"frequency,":[10],"performance,":[12],"power":[13,49],"efficient,":[14],"and":[15,46],"area":[16],"optimized":[17],"design.":[18],"It":[19],"includes":[20],"a":[21],"hierarchical":[22],"style,":[24],"clean":[25],"clock":[26,43],"boundary,":[27],"effective":[28],"use":[29],"of":[30],"non-scan":[31],"latches,":[32],"at-speed":[33],"scan":[34],"testing,":[35],"custom":[36],"like":[38],"synthesized":[39],"macro,":[40],"fine":[41],"grained":[42],"gating":[44],"scheme,":[45],"cycle":[47],"accurate":[48],"analysis.":[50]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}