{"id":"https://openalex.org/W2117413093","doi":"https://doi.org/10.1109/cicc.2007.4405801","title":"Design Considerations and Benefits of Three-Dimensional Ternary Content Addressable Memory","display_name":"Design Considerations and Benefits of Three-Dimensional Ternary Content Addressable Memory","publication_year":2007,"publication_date":"2007-09-01","ids":{"openalex":"https://openalex.org/W2117413093","doi":"https://doi.org/10.1109/cicc.2007.4405801","mag":"2117413093"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2007.4405801","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034772193","display_name":"Eun Chu Oh","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Eun Chu Oh","raw_affiliation_strings":["ECE Department, North Carolina State University, Raleigh, NC, USA","North Carolina State University, Raleigh#TAB#"],"affiliations":[{"raw_affiliation_string":"ECE Department, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"North Carolina State University, Raleigh#TAB#","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074605796","display_name":"Paul D. Franzon","orcid":"https://orcid.org/0000-0002-6048-5770"},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul D. Franzon","raw_affiliation_strings":["ECE Department, North Carolina State University, Raleigh, NC, USA","North Carolina State University, Raleigh#TAB#"],"affiliations":[{"raw_affiliation_string":"ECE Department, North Carolina State University, Raleigh, NC, USA","institution_ids":["https://openalex.org/I137902535"]},{"raw_affiliation_string":"North Carolina State University, Raleigh#TAB#","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5034772193"],"corresponding_institution_ids":["https://openalex.org/I137902535"],"apc_list":null,"apc_paid":null,"fwci":1.9,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.86141764,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"591","last_page":"594"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9848999977111816,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6957570910453796},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.658110499382019},{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.6379775404930115},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5668715238571167},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.4747928977012634},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.443521112203598},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.4403630495071411},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.41893231868743896},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4023398160934448},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3976300060749054},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38492435216903687},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3404582142829895},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17900437116622925},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.16819453239440918},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.15124154090881348},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.1250646710395813},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.07712584733963013},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07530397176742554}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6957570910453796},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.658110499382019},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.6379775404930115},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5668715238571167},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.4747928977012634},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.443521112203598},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4403630495071411},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.41893231868743896},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4023398160934448},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3976300060749054},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38492435216903687},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3404582142829895},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17900437116622925},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.16819453239440918},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.15124154090881348},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.1250646710395813},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.07712584733963013},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07530397176742554},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2007.4405801","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405801","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6800000071525574,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1901630437","https://openalex.org/W1997117014","https://openalex.org/W2205436619"],"related_works":["https://openalex.org/W1989420504","https://openalex.org/W2125477157","https://openalex.org/W4321273133","https://openalex.org/W3103704822","https://openalex.org/W2093404141","https://openalex.org/W2109692706","https://openalex.org/W2771357549","https://openalex.org/W2050720944","https://openalex.org/W2041845676","https://openalex.org/W2158622082"],"abstract_inverted_index":{"Three":[0],"dimensional":[1],"(3D)":[2],"ternary":[3],"content":[4],"addressable":[5],"memory":[6],"(TCAM)":[7],"has":[8],"been":[9],"designed":[10],"in":[11,49],"a":[12,29,47,50],"0.18":[13],"\u03bcm":[14],"fully":[15],"depleted":[16],"silicon":[17],"on":[18],"insulator":[19],"(FD":[20],"SOI)":[21],"3D":[22,30,61],"IC":[23],"process.":[24,53],"This":[25,54],"paper":[26,55],"demonstrates":[27],"that":[28],"TCAM":[31,48,62],"with":[32],"three":[33],"tiers":[34,68],"can":[35],"achieve":[36],"40%":[37],"matchline":[38],"capacitance":[39],"reduction":[40,44],"and":[41,69],"21%":[42],"power":[43],"compared":[45],"to":[46],"conventional":[51],"single-tier":[52],"also":[56],"discusses":[57],"design":[58],"considerations":[59],"of":[60,72],"including":[63],"partitioning":[64],"methods":[65,71],"for":[66],"multiple":[67],"layout":[70],"interconnects.":[73]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}