{"id":"https://openalex.org/W2078986545","doi":"https://doi.org/10.1109/cicc.2007.4405754","title":"A Low-Jitter Open-Loop All-Digital Clock Generator with 2 Cycle Lock-Time","display_name":"A Low-Jitter Open-Loop All-Digital Clock Generator with 2 Cycle Lock-Time","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2078986545","doi":"https://doi.org/10.1109/cicc.2007.4405754","mag":"2078986545"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2007.4405754","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405754","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042052514","display_name":"Moo-Young Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Moo-Young Kim","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","Korea University [Seoul]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Korea University [Seoul]","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109247172","display_name":"Dongsuk Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dongsuk Shin","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","Korea University [Seoul]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Korea University [Seoul]","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023963476","display_name":"Hyunsoo Chae","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyunsoo Chae","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","Korea University [Seoul]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Korea University [Seoul]","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088932473","display_name":"Sunghwa Ok","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sunghwa Ok","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","Korea University [Seoul]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Korea University [Seoul]","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100777100","display_name":"Chulwoo Kim","orcid":"https://orcid.org/0000-0003-4379-7905"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chulwoo Kim","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","Korea University [Seoul]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Korea University [Seoul]","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5042052514"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":0.3512,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65191862,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"369","last_page":"372"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.889944851398468},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8608105778694153},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6488873362541199},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6234588027000427},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.5920408964157104},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.5586211681365967},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.5516942739486694},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5410751700401306},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48493364453315735},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.48073744773864746},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45334765315055847},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.43696388602256775},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3702656626701355},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.34743547439575195},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3409648537635803},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2950073480606079},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19852444529533386},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.16167667508125305},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14172357320785522},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10862511396408081},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10487872362136841}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.889944851398468},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8608105778694153},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6488873362541199},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6234588027000427},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.5920408964157104},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.5586211681365967},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.5516942739486694},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5410751700401306},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48493364453315735},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.48073744773864746},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45334765315055847},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.43696388602256775},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3702656626701355},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.34743547439575195},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3409648537635803},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2950073480606079},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19852444529533386},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.16167667508125305},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14172357320785522},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10862511396408081},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10487872362136841},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2007.4405754","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405754","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.800000011920929,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1480586493","https://openalex.org/W1506950392","https://openalex.org/W1533711155","https://openalex.org/W1981411441","https://openalex.org/W2041727850","https://openalex.org/W2057007249","https://openalex.org/W2101597431","https://openalex.org/W2105844603","https://openalex.org/W2128107237","https://openalex.org/W2143645323","https://openalex.org/W2147912039","https://openalex.org/W2166287616"],"related_works":["https://openalex.org/W2169622190","https://openalex.org/W3013924136","https://openalex.org/W2224788396","https://openalex.org/W4238211836","https://openalex.org/W1607003253","https://openalex.org/W2118205354","https://openalex.org/W2125901692","https://openalex.org/W2151256709","https://openalex.org/W2356150836","https://openalex.org/W4238381000"],"abstract_inverted_index":{"A":[0],"portable":[1,34],"multiphase":[2],"clock":[3,26],"generator,":[4],"independent":[5],"of":[6,24],"input":[7,69],"duty":[8],"ratio,":[9],"has":[10,19,56],"been":[11,57],"developed.":[12],"The":[13,54],"proposed":[14],"open-loop":[15],"and":[16,28,33,65],"full-digital":[17],"architecture":[18],"a":[20,30,50,60],"fast":[21],"lock":[22],"time":[23],"two":[25],"cycles":[27],"is":[29,42],"simple,":[31],"robust":[32],"IP.":[35],"In":[36],"addition,":[37],"the":[38],"complementary":[39],"delay":[40],"line":[41],"implemented":[43,58],"to":[44,75],"achieve":[45],"high":[46],"phase":[47],"resolution":[48],"at":[49,67],"wide":[51],"frequency":[52],"range.":[53],"generator":[55],"in":[59],"0.18":[61],"um":[62],"CMOS":[63],"process":[64],"operates":[66],"variable":[68],"frequencies":[70],"ranging":[71],"from":[72],"800":[73],"MHz":[74],"1.6":[76],"GHz.":[77]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}