{"id":"https://openalex.org/W2162605275","doi":"https://doi.org/10.1109/cicc.2007.4405719","title":"Six and Seven Transistor Leakage Suppressed SRAM Cells with Improved Read Stability","display_name":"Six and Seven Transistor Leakage Suppressed SRAM Cells with Improved Read Stability","publication_year":2007,"publication_date":"2007-09-01","ids":{"openalex":"https://openalex.org/W2162605275","doi":"https://doi.org/10.1109/cicc.2007.4405719","mag":"2162605275"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2007.4405719","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405719","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069058976","display_name":"Sayeed A. Badrudduza","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sayeed A. Badrudduza","raw_affiliation_strings":["Department of Electrical Engineering, Arizona State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Arizona State University, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015329523","display_name":"Lawrence T. Clark","orcid":"https://orcid.org/0000-0001-7741-6512"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lawrence T. Clark","raw_affiliation_strings":["Department of Electrical Engineering, Arizona State University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Arizona State University, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.28835066,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"225","last_page":"228"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8207523226737976},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7475461363792419},{"id":"https://openalex.org/keywords/usable","display_name":"USable","score":0.6895408630371094},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6735218167304993},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.6093148589134216},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5617971420288086},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5460063815116882},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5185097455978394},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5051961541175842},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.4987607002258301},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.46086084842681885},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4277758002281189},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3427313566207886}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8207523226737976},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7475461363792419},{"id":"https://openalex.org/C2780615836","wikidata":"https://www.wikidata.org/wiki/Q2471869","display_name":"USable","level":2,"score":0.6895408630371094},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6735218167304993},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.6093148589134216},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5617971420288086},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5460063815116882},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5185097455978394},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5051961541175842},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.4987607002258301},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.46086084842681885},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4277758002281189},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3427313566207886},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2007.4405719","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405719","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2002038549","https://openalex.org/W2016044694","https://openalex.org/W2017195664","https://openalex.org/W2026359470","https://openalex.org/W2097825079","https://openalex.org/W2105035472","https://openalex.org/W2116070420","https://openalex.org/W2126810113","https://openalex.org/W2131054871","https://openalex.org/W4248310916","https://openalex.org/W6654702436","https://openalex.org/W6830300290"],"related_works":["https://openalex.org/W2297319780","https://openalex.org/W2178217057","https://openalex.org/W1972800815","https://openalex.org/W2548830639","https://openalex.org/W2159770326","https://openalex.org/W4252086734","https://openalex.org/W1505038800","https://openalex.org/W2051027227","https://openalex.org/W2953793304","https://openalex.org/W4301258909"],"abstract_inverted_index":{"Static":[0],"random":[1],"access":[2],"memories":[3],"with":[4],"six":[5],"and":[6,19,67],"seven":[7],"transistor":[8],"cells":[9,45],"that":[10],"maintain":[11],"full":[12],"static":[13],"noise":[14],"margin":[15],"during":[16],"read":[17],"operation":[18],"reside":[20],"in":[21],"low":[22],"leakage":[23],"voltage":[24],"collapsed":[25],"state":[26],"when":[27],"unselected":[28],"are":[29,35,46],"presented.":[30],"The":[31,44],"memory":[32],"test":[33,61],"circuits":[34],"fabricated":[36],"on":[37],"a":[38,50],"0.13":[39],"\u03bcm":[40],"CMOS":[41],"process":[42],"technology.":[43],"11%":[47],"larger":[48],"than":[49],"conventional":[51],"SRAM":[52],"cell":[53],"drawn":[54],"to":[55],"the":[56,64,75],"same":[57],"design":[58],"rules.":[59],"Measured":[60],"results":[62],"verify":[63],"power,":[65],"speed,":[66],"usable":[68],"range":[69],"of":[70],"power":[71],"supply":[72],"voltages":[73],"for":[74],"designs.":[76]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}