{"id":"https://openalex.org/W2141596871","doi":"https://doi.org/10.1109/cicc.2007.4405674","title":"A Disturb Decoupled Column Select 8T SRAM Cell","display_name":"A Disturb Decoupled Column Select 8T SRAM Cell","publication_year":2007,"publication_date":"2007-01-01","ids":{"openalex":"https://openalex.org/W2141596871","doi":"https://doi.org/10.1109/cicc.2007.4405674","mag":"2141596871"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2007.4405674","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405674","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004444508","display_name":"Vinod Ramadurai","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vinod Ramadurai","raw_affiliation_strings":["IBM Systems and Technology Group, Essex Junction, VT, USA","IBM, Essex"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Systems and Technology Group, Essex Junction, VT, USA","institution_ids":[]},{"raw_affiliation_string":"IBM, Essex","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105554115","display_name":"Rajiv Joshi","orcid":"https://orcid.org/0009-0007-7486-1531"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajiv Joshi","raw_affiliation_strings":["IBM Thomas J. Watson Research Laboratory, Yorktown, NY, USA","IBM T J Watson Research Labs, Yorktown, NY 10598"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Laboratory, Yorktown, NY, USA","institution_ids":["https://openalex.org/I4210114115"]},{"raw_affiliation_string":"IBM T J Watson Research Labs, Yorktown, NY 10598","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071376756","display_name":"Rouwaida Kanj","orcid":"https://orcid.org/0000-0002-3519-2917"},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rouwaida Kanj","raw_affiliation_strings":["IBM Austin Research Laboratory, Austin, TX, USA","IBM Austin Research Lab, Austin, TX 78758"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Austin Research Laboratory, Austin, TX, USA","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"IBM Austin Research Lab, Austin, TX 78758","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"25","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operability","display_name":"Operability","score":0.769874632358551},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.7064017057418823},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6611823439598083},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6330634355545044},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5552324652671814},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5453261137008667},{"id":"https://openalex.org/keywords/silicon-on-insulator","display_name":"Silicon on insulator","score":0.48654094338417053},{"id":"https://openalex.org/keywords/sense","display_name":"Sense (electronics)","score":0.47172585129737854},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.4630091190338135},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43208047747612},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.428910493850708},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3274611830711365},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30745023488998413},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3031651973724365},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2540794610977173},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2302004098892212},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20392900705337524},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.19512483477592468},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.18176135420799255},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09757441282272339},{"id":"https://openalex.org/keywords/electrode","display_name":"Electrode","score":0.08765736222267151}],"concepts":[{"id":"https://openalex.org/C126231374","wikidata":"https://www.wikidata.org/wiki/Q1061298","display_name":"Operability","level":2,"score":0.769874632358551},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.7064017057418823},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6611823439598083},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6330634355545044},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5552324652671814},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5453261137008667},{"id":"https://openalex.org/C53143962","wikidata":"https://www.wikidata.org/wiki/Q1478788","display_name":"Silicon on insulator","level":3,"score":0.48654094338417053},{"id":"https://openalex.org/C143141573","wikidata":"https://www.wikidata.org/wiki/Q7450971","display_name":"Sense (electronics)","level":2,"score":0.47172585129737854},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.4630091190338135},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43208047747612},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.428910493850708},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3274611830711365},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30745023488998413},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3031651973724365},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2540794610977173},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2302004098892212},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20392900705337524},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.19512483477592468},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.18176135420799255},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09757441282272339},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.08765736222267151},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2007.4405674","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2007.4405674","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 IEEE Custom Integrated Circuits Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1539533361","https://openalex.org/W2088072859","https://openalex.org/W2172203429","https://openalex.org/W2205370632","https://openalex.org/W2788433071"],"related_works":["https://openalex.org/W1486626671","https://openalex.org/W2153012318","https://openalex.org/W1543696273","https://openalex.org/W2125626150","https://openalex.org/W4379404267","https://openalex.org/W2045316876","https://openalex.org/W2736987351","https://openalex.org/W2255799226","https://openalex.org/W2661918375","https://openalex.org/W2042526628"],"abstract_inverted_index":{"This":[0,27],"paper":[1],"presents":[2],"a":[3,30,64,79,113,118],"novel":[4],"8":[5],"transistor":[6],"SRAM":[7],"cell":[8,15,28,50,57,92,107,131],"that":[9],"can":[10],"be":[11],"used":[12],"for":[13,145],"enhancing":[14,83],"Vdd":[16,132],"<sub":[17,133],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[18,134],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">min</sub>":[19,135],"at":[20],"and":[21,96,102,125],"beyond":[22],"90":[23,119,146],"nm":[24,120,147],"technology":[25],"nodes.":[26],"provides":[29],"way":[31],"to":[32,48,54,76,93],"eliminate":[33],"the":[34,46,55,72,91,103,106],"column":[35],"select":[36],"read":[37,80],"disturb":[38],"scenario":[39],"in":[40,117],"SRAMs":[41],"which":[42,69],"is":[43],"one":[44],"of":[45,90,105,130],"impediments":[47],"lowering":[49],"voltage.":[51],"Read":[52],"disturbs":[53],"selected":[56],"are":[58],"then":[59],"minimized":[60],"by":[61,111,140],"relying":[62],"on":[63],"sense-amp":[65],"based":[66],"array":[67,116],"architecture":[68],"enables":[70],"discharging":[71],"bit-line":[73],"(BL)":[74],"capacitance":[75],"GND":[77],"during":[78],"operation":[81],"thereby":[82],"its":[84],"low":[85],"voltage":[86],"operability.":[87],"The":[88],"sensitivity":[89],"BL":[94],"height":[95],"sense":[97],"timing":[98],"has":[99,108],"been":[100,109],"studied":[101],"feasibility":[104],"proved":[110],"fabricating":[112],"32":[114],"Kb":[115],"PD/SOI":[121,148],"technology.":[122,149],"Hardware":[123],"experiments":[124],"simulation":[126],"results":[127],"show":[128],"improvements":[129],"over":[136],"traditional":[137],"6T":[138],"cells":[139],"more":[141],"than":[142],"150":[143],"mV":[144]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}