{"id":"https://openalex.org/W2144563801","doi":"https://doi.org/10.1109/cicc.2005.1626810","title":"Dynamically reconfigurable NoC for reconfigurable MPSoC","display_name":"Dynamically reconfigurable NoC for reconfigurable MPSoC","publication_year":2006,"publication_date":"2006-05-25","ids":{"openalex":"https://openalex.org/W2144563801","doi":"https://doi.org/10.1109/cicc.2005.1626810","mag":"2144563801"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2005.1626810","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1626810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077282448","display_name":"Balal Ahmad","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"B. Ahmad","raw_affiliation_strings":["Institute for System Level Integration, UK","School of Electronics & Engineering, University of Edinburgh, Edinburgh, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for System Level Integration, UK","institution_ids":[]},{"raw_affiliation_string":"School of Electronics & Engineering, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022272531","display_name":"Tughrul Arslan","orcid":"https://orcid.org/0000-0001-8176-5803"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"T. Arslan","raw_affiliation_strings":["Institute for System Level Integration, UK","School of Electronics & Engineering, University of Edinburgh, Edinburgh, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for System Level Integration, UK","institution_ids":[]},{"raw_affiliation_string":"School of Electronics & Engineering, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":0.235,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.48404136,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"277","last_page":"280"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9798994064331055},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7739713788032532},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7519686222076416},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6741472482681274},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6697642207145691},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6437554359436035},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6084200143814087},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6006137132644653},{"id":"https://openalex.org/keywords/quality-of-service","display_name":"Quality of service","score":0.5541219711303711},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24680113792419434},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.21909087896347046},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08627787232398987}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9798994064331055},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7739713788032532},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7519686222076416},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6741472482681274},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6697642207145691},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6437554359436035},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6084200143814087},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6006137132644653},{"id":"https://openalex.org/C5119721","wikidata":"https://www.wikidata.org/wiki/Q220501","display_name":"Quality of service","level":2,"score":0.5541219711303711},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24680113792419434},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.21909087896347046},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08627787232398987}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2005.1626810","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1626810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1528455493","https://openalex.org/W1918487774","https://openalex.org/W2002554499","https://openalex.org/W2011403724","https://openalex.org/W2109259551","https://openalex.org/W2119677480","https://openalex.org/W2123184444","https://openalex.org/W2147291108","https://openalex.org/W2160642395","https://openalex.org/W4245203543","https://openalex.org/W6631786505"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2178653557","https://openalex.org/W2106200299","https://openalex.org/W2994908368","https://openalex.org/W2120080222","https://openalex.org/W2144357574","https://openalex.org/W3198758847","https://openalex.org/W3117657225","https://openalex.org/W1966325333","https://openalex.org/W4230458348"],"abstract_inverted_index":{"The":[0],"performance":[1],"of":[2,15,65,70],"a":[3,41,54],"multiprocessor":[4],"system-on-chip":[5],"(MPSoC)":[6],"is":[7],"not":[8],"only":[9],"dependent":[10],"on":[11,21],"the":[12,22,30,57],"computational":[13],"capabilities":[14],"on-chip":[16],"processors":[17],"but":[18],"also":[19],"depends":[20],"communication":[23,35,59],"medium":[24],"connecting":[25],"them.":[26],"This":[27],"has":[28,47],"shifted":[29],"emphasis":[31],"from":[32],"computation":[33],"to":[34,56],"architectural":[36],"design.":[37],"In":[38],"this":[39],"paper,":[40],"dynamically":[42],"reconfigurable":[43,51],"network-on-chip":[44],"(NoC)":[45],"architecture":[46],"been":[48],"proposed":[49],"for":[50],"MPSoC,":[52],"as":[53],"solution":[55],"increased":[58],"needs,":[60],"keeping":[61],"low":[62],"power,":[63],"quality":[64],"service":[66],"(QoS)":[67],"and":[68],"scalability":[69],"network":[71],"in":[72],"mind":[73]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}