{"id":"https://openalex.org/W2135054240","doi":"https://doi.org/10.1109/cicc.2005.1568727","title":"An improved wideband PLL with adaptive frequency response that tracks the reference","display_name":"An improved wideband PLL with adaptive frequency response that tracks the reference","publication_year":2006,"publication_date":"2006-01-18","ids":{"openalex":"https://openalex.org/W2135054240","doi":"https://doi.org/10.1109/cicc.2005.1568727","mag":"2135054240"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2005.1568727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055606608","display_name":"M. Hufford","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Hufford","raw_affiliation_strings":["Cadence Design Services, Columbia, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Services, Columbia, MD, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033283908","display_name":"E. Naviasky","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E. Naviasky","raw_affiliation_strings":["Cadence Design Services, Columbia, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Services, Columbia, MD, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029057504","display_name":"S. Williams","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Williams","raw_affiliation_strings":["Cadence Design Services, Columbia, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Services, Columbia, MD, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016808877","display_name":"Matthew Williams","orcid":"https://orcid.org/0000-0003-0892-0998"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Williams","raw_affiliation_strings":["Cadence Design Services, Columbia, MD, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Services, Columbia, MD, USA","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":1.5679,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.81890822,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"544","last_page":"547"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.8542309403419495},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7936223745346069},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.6276909112930298},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.6172535419464111},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.5971312522888184},{"id":"https://openalex.org/keywords/loop-gain","display_name":"Loop gain","score":0.5635944604873657},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5561749935150146},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.5431463122367859},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4812855124473572},{"id":"https://openalex.org/keywords/frequency-drift","display_name":"Frequency drift","score":0.4468994438648224},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41982632875442505},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.41880741715431213},{"id":"https://openalex.org/keywords/frequency-response","display_name":"Frequency response","score":0.41048118472099304},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39987367391586304},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.32507747411727905},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22904479503631592},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1738678514957428},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.1711009442806244},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10697051882743835}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.8542309403419495},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7936223745346069},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.6276909112930298},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.6172535419464111},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.5971312522888184},{"id":"https://openalex.org/C199943209","wikidata":"https://www.wikidata.org/wiki/Q1271153","display_name":"Loop gain","level":3,"score":0.5635944604873657},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5561749935150146},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.5431463122367859},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4812855124473572},{"id":"https://openalex.org/C122348159","wikidata":"https://www.wikidata.org/wiki/Q5502869","display_name":"Frequency drift","level":4,"score":0.4468994438648224},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41982632875442505},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.41880741715431213},{"id":"https://openalex.org/C8590192","wikidata":"https://www.wikidata.org/wiki/Q1054694","display_name":"Frequency response","level":2,"score":0.41048118472099304},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39987367391586304},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.32507747411727905},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22904479503631592},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1738678514957428},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.1711009442806244},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10697051882743835},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2005.1568727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2098555327","https://openalex.org/W2132914205","https://openalex.org/W2160926233","https://openalex.org/W2172440946","https://openalex.org/W4239210488","https://openalex.org/W6683825356"],"related_works":["https://openalex.org/W2774664569","https://openalex.org/W2359366503","https://openalex.org/W1486070987","https://openalex.org/W2402088482","https://openalex.org/W2217043549","https://openalex.org/W1600405202","https://openalex.org/W2330020385","https://openalex.org/W2558244976","https://openalex.org/W2375072050","https://openalex.org/W2074798336"],"abstract_inverted_index":{"This":[0,106],"paper":[1],"describes":[2],"a":[3,30,37,44,111],"self-tuning":[4],"3/sup":[5],"rd/":[6],"order":[7],"type":[8],"III":[9],"phase-locked-loop":[10],"(PLL)":[11],"with":[12],"the":[13,77,81,88],"frequency":[14,26,38,84],"control":[15,32],"implemented":[16],"in":[17,56,102,110],"3":[18],"parallel":[19],"paths.":[20],"The":[21],"crucial":[22],"elements":[23],"that":[24],"allow":[25],"response":[27,85],"tracking":[28],"are":[29],"triple":[31],"voltage":[33],"controlled":[34],"oscillator":[35],"(VCO),":[36],"to":[39,58,76,86],"current":[40],"(F2I)":[41],"converter,":[42],"and":[43,71],"switched":[45,72],"capacitor":[46],"loop":[47,83],"filter.":[48],"Near":[49],"constant":[50,65],"VCO":[51],"gain":[52,67],"over":[53,68],"process":[54,69],"variations,":[55],"addition":[57],"compensation":[59],"for":[60],"feedback":[61],"ratio":[62],"variation,":[63],"near":[64],"F2I":[66],"variations":[70],"cap":[73],"filters":[74],"synchronized":[75],"reference":[78],"allows":[79],"tailoring":[80],"open":[82],"track":[87],"reference.":[89],"A":[90],"high":[91],"speed":[92],"locking":[93],"technique":[94],"is":[95],"employed":[96],"which":[97],"significantly":[98],"reduces":[99],"acquisition":[100],"time":[101],"low":[103],"bandwidth":[104],"cases.":[105],"PLL":[107],"was":[108],"fabricated":[109],"0.18/spl":[112],"mu/m":[113],"CMOS":[114],"logic":[115],"process.":[116]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}