{"id":"https://openalex.org/W2160988214","doi":"https://doi.org/10.1109/cicc.2005.1568709","title":"Substrate noise analysis and experimental verification for the efficient noise prediction of a digital PLL","display_name":"Substrate noise analysis and experimental verification for the efficient noise prediction of a digital PLL","publication_year":2006,"publication_date":"2006-01-18","ids":{"openalex":"https://openalex.org/W2160988214","doi":"https://doi.org/10.1109/cicc.2005.1568709","mag":"2160988214"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2005.1568709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568709","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078429435","display_name":"Nisha Checka","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. Checka","raw_affiliation_strings":["Microsystems Technology Laboratories, MIT, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Technology Laboratories, MIT, Cambridge, MA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084128470","display_name":"Anantha P. Chandrakasan","orcid":"https://orcid.org/0000-0002-5977-2748"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Chandrakasan","raw_affiliation_strings":["Microsystems Technology Laboratories, MIT, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Technology Laboratories, MIT, Cambridge, MA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111699018","display_name":"R. Reif","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Reif","raw_affiliation_strings":["Microsystems Technology Laboratories, MIT, Cambridge, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Technology Laboratories, MIT, Cambridge, MA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"466","last_page":"469"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7889070510864258},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.7324817180633545},{"id":"https://openalex.org/keywords/substrate","display_name":"Substrate (aquarium)","score":0.6347646713256836},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6207758188247681},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6115253567695618},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5654131174087524},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5145372748374939},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4795631766319275},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4526687264442444},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.429829478263855},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.42676645517349243},{"id":"https://openalex.org/keywords/noise-measurement","display_name":"Noise measurement","score":0.4230436384677887},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.42034605145454407},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.32622072100639343},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2827513813972473},{"id":"https://openalex.org/keywords/noise-reduction","display_name":"Noise reduction","score":0.2606441080570221},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25227248668670654},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.06746506690979004}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7889070510864258},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.7324817180633545},{"id":"https://openalex.org/C2777289219","wikidata":"https://www.wikidata.org/wiki/Q7632154","display_name":"Substrate (aquarium)","level":2,"score":0.6347646713256836},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6207758188247681},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6115253567695618},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5654131174087524},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5145372748374939},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4795631766319275},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4526687264442444},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.429829478263855},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42676645517349243},{"id":"https://openalex.org/C29265498","wikidata":"https://www.wikidata.org/wiki/Q7047719","display_name":"Noise measurement","level":3,"score":0.4230436384677887},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.42034605145454407},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.32622072100639343},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2827513813972473},{"id":"https://openalex.org/C163294075","wikidata":"https://www.wikidata.org/wiki/Q581861","display_name":"Noise reduction","level":2,"score":0.2606441080570221},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25227248668670654},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.06746506690979004},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C111368507","wikidata":"https://www.wikidata.org/wiki/Q43518","display_name":"Oceanography","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/cicc.2005.1568709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568709","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.127.5093","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.127.5093","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://mtlweb.mit.edu/researchgroups/icsystems/pubs/conferences/2005/nchecka_cicc2005_paper.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2114840640","https://openalex.org/W2149102936","https://openalex.org/W2159199312","https://openalex.org/W2171035716","https://openalex.org/W4230736121","https://openalex.org/W4244317088"],"related_works":["https://openalex.org/W2474043983","https://openalex.org/W2566880546","https://openalex.org/W2078513307","https://openalex.org/W2544336511","https://openalex.org/W2144737022","https://openalex.org/W1978186604","https://openalex.org/W2124954209","https://openalex.org/W2910846249","https://openalex.org/W2154317586","https://openalex.org/W1917800633"],"abstract_inverted_index":{"Substrate":[0],"noise":[1,30,43],"is":[2],"a":[3,12,46,53,59],"major":[4],"impediment":[5],"to":[6,26],"mixed-signal":[7],"integration.":[8],"This":[9],"paper":[10],"describes":[11],"CAD":[13],"tool":[14],"that":[15],"can":[16],"be":[17],"used":[18],"at":[19],"any":[20],"stage":[21],"of":[22],"the":[23,28],"design":[24],"cycle":[25],"estimate":[27],"substrate":[29,42],"generated":[31],"by":[32],"large":[33],"digital":[34,49],"circuits.":[35],"The":[36],"results":[37],"have":[38],"been":[39],"verified":[40],"with":[41],"measurements":[44],"on":[45,58],"480":[47],"MHz":[48],"PLL":[50],"implemented":[51],"in":[52],"90":[54],"nm":[55],"CMOS":[56],"process":[57],"high":[60],"resistivity":[61],"substrate.":[62]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}