{"id":"https://openalex.org/W2132974821","doi":"https://doi.org/10.1109/cicc.2005.1568671","title":"A 500MHz DLL with second order duty cycle corrector for low jitter","display_name":"A 500MHz DLL with second order duty cycle corrector for low jitter","publication_year":2006,"publication_date":"2006-01-18","ids":{"openalex":"https://openalex.org/W2132974821","doi":"https://doi.org/10.1109/cicc.2005.1568671","mag":"2132974821"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2005.1568671","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568671","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110799726","display_name":"Byung-Guk Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byung-Guk Kim","raw_affiliation_strings":["Department of EECS, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EECS, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082525645","display_name":"Kwang\u2010Il Oh","orcid":"https://orcid.org/0000-0002-8715-7929"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kwang-Il Oh","raw_affiliation_strings":["Department of EECS, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EECS, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110193351","display_name":"Lee-Sup Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Lee-Sup Kim","raw_affiliation_strings":["Department of EECS, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EECS, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109111907","display_name":"Dae-Woo Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I142401562","display_name":"Electronics and Telecommunications Research Institute","ror":"https://ror.org/03ysstz10","country_code":"KR","type":"facility","lineage":["https://openalex.org/I142401562","https://openalex.org/I2801339556","https://openalex.org/I4210144908","https://openalex.org/I4387152098"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dae-Woo Lee","raw_affiliation_strings":["Basic Research Laboratory, Electronics and Telecommunications Research Institute, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Basic Research Laboratory, Electronics and Telecommunications Research Institute, Daejeon, South Korea","institution_ids":["https://openalex.org/I142401562"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8946,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.86397438,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"318","last_page":"321"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9648857116699219},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.6953400373458862},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.6294156312942505},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5380937457084656},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4626861810684204},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41249895095825195},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.39037394523620605},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3461570143699646},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3222486972808838},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22294488549232483},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1951838731765747},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1792663037776947},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16400519013404846},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10193681716918945},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.10131508111953735}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9648857116699219},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.6953400373458862},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.6294156312942505},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5380937457084656},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4626861810684204},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41249895095825195},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.39037394523620605},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3461570143699646},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3222486972808838},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22294488549232483},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1951838731765747},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1792663037776947},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16400519013404846},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10193681716918945},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.10131508111953735},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/cicc.2005.1568671","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568671","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:koasas.kaist.ac.kr:10203/461","is_oa":false,"landing_page_url":"http://hdl.handle.net/10203/461","pdf_url":null,"source":{"id":"https://openalex.org/S4306402435","display_name":"KAIST Institutional Repository (KAIST)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I157485424","host_organization_name":"Korea Advanced Institute of Science and Technology","host_organization_lineage":["https://openalex.org/I157485424"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6600000262260437}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322348","display_name":"Korea Science and Engineering Foundation","ror":"https://ror.org/013aysd81"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2009275112","https://openalex.org/W2023087202","https://openalex.org/W2128435409","https://openalex.org/W2165319721","https://openalex.org/W2563806707","https://openalex.org/W6679024429"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W2109491806","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W2037276323","https://openalex.org/W3095633856","https://openalex.org/W2058044441"],"abstract_inverted_index":{"A":[0],"DLL":[1,41],"with":[2],"a":[3,12,44,66,72],"second":[4,31],"order":[5,32],"duty":[6,52,62],"cycle":[7],"corrector":[8],"which":[9],"consists":[10],"of":[11,29],"low":[13,38],"pass":[14],"filter":[15],"and":[16,26,37,71],"an":[17,50],"integrator":[18],"is":[19],"presented.":[20],"This":[21],"paper":[22],"shows":[23],"the":[24,27,30],"analysis":[25],"design":[28],"DCC":[33],"for":[34],"loop":[35],"stability":[36],"jitter.":[39,76],"The":[40],"implemented":[42],"in":[43],"0.13/spl":[45],"mu/m":[46],"CMOS":[47],"process":[48],"achieves":[49],"output":[51],"error":[53],"below":[54],"/spl":[55,58],"plusmn/1.6%":[56],"within":[57],"plusmn/25%":[59],"external":[60],"input":[61],"error.":[63],"It":[64],"has":[65],"29.2":[67],"ps":[68,74],"peak-to-peak":[69],"jitter":[70],"3.8":[73],"RMS":[75]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":5}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}