{"id":"https://openalex.org/W2153086316","doi":"https://doi.org/10.1109/cicc.2005.1568669","title":"Design considerations for 2nd-order and 3rd-order bang-bang CDR loops","display_name":"Design considerations for 2nd-order and 3rd-order bang-bang CDR loops","publication_year":2006,"publication_date":"2006-01-18","ids":{"openalex":"https://openalex.org/W2153086316","doi":"https://doi.org/10.1109/cicc.2005.1568669","mag":"2153086316"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2005.1568669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108134431","display_name":"Shoujun Wang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shoujun Wang","raw_affiliation_strings":["Altera Corporation, Kanata, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corporation, Kanata, ONT, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064478251","display_name":"Haitao Mei","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Haitao Mei","raw_affiliation_strings":["Altera Corporation, Kanata, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corporation, Kanata, ONT, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110257761","display_name":"Mirza H. Baig","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Baig","raw_affiliation_strings":["Altera Corporation, Kanata, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corporation, Kanata, ONT, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010079698","display_name":"William Bereza","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"W. Bereza","raw_affiliation_strings":["Altera Corporation, Kanata, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corporation, Kanata, ONT, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109228020","display_name":"T. Kwa\u015bniewski","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. Kwasniewski","raw_affiliation_strings":["Altera Corporation, Kanata, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corporation, Kanata, ONT, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110187405","display_name":"Rakesh Patel","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Patel","raw_affiliation_strings":["Altera Corporation, Kanata, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corporation, Kanata, ONT, Canada","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"310","last_page":"313"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7831366062164307},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5692585706710815},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4999699592590332},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48742344975471497},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46555525064468384},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4391901195049286},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43690168857574463},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20080196857452393},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1527577042579651},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.05527767539024353}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7831366062164307},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5692585706710815},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4999699592590332},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48742344975471497},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46555525064468384},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4391901195049286},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43690168857574463},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20080196857452393},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1527577042579651},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.05527767539024353},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2005.1568669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2118048867","https://openalex.org/W2123892792","https://openalex.org/W2125398712","https://openalex.org/W2221085202"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2155789024","https://openalex.org/W2315668284","https://openalex.org/W3213608175","https://openalex.org/W2109491806","https://openalex.org/W3117675750","https://openalex.org/W2141743053","https://openalex.org/W2037276323","https://openalex.org/W3095633856","https://openalex.org/W2383458001"],"abstract_inverted_index":{"This":[0],"paper":[1],"examines":[2],"two":[3,45],"popular":[4],"bang-bang":[5,70],"CDR":[6,71],"architectures:":[7],"one":[8],"is":[9,27],"with":[10,28],"a":[11,19,29,35,50,68],"conventional":[12],"RC":[13],"loop":[14,22,39],"filter":[15],"which":[16,33],"often":[17],"involves":[18,34],"3rd":[20],"order":[21,38],"design":[23,54],"and":[24],"the":[25,44],"other":[26],"separate":[30],"proportional":[31],"path":[32],"straightforward":[36],"2nd":[37],"design.":[40],"Design":[41],"considerations":[42],"for":[43],"architectures":[46],"are":[47,62],"compared":[48],"as":[49],"function":[51],"of":[52,67],"various":[53],"parameters":[55],"that":[56],"impact":[57],"jitter":[58],"tolerance.":[59],"Theoretical":[60],"findings":[61],"confirmed":[63],"by":[64],"experimental":[65],"results":[66],"wide-range":[69],"fabricated":[72],"in":[73],"90nm":[74],"CMOS.":[75]},"counts_by_year":[{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}