{"id":"https://openalex.org/W2097599071","doi":"https://doi.org/10.1109/cicc.2005.1568656","title":"A 333MHz random cycle DRAM using the floating body cell","display_name":"A 333MHz random cycle DRAM using the floating body cell","publication_year":2006,"publication_date":"2006-01-18","ids":{"openalex":"https://openalex.org/W2097599071","doi":"https://doi.org/10.1109/cicc.2005.1568656","mag":"2097599071"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2005.1568656","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568656","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042713853","display_name":"Kosuke Hatsuda","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"K. Hatsuda","raw_affiliation_strings":["SoC Research and Development Center, Toshiba Corporation Semiconductor Company, Yokohama, Japan","SoC R&D Center, Toshiba Corp. Semicond. Co., Yokohama"],"affiliations":[{"raw_affiliation_string":"SoC Research and Development Center, Toshiba Corporation Semiconductor Company, Yokohama, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"SoC R&D Center, Toshiba Corp. Semicond. Co., Yokohama","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020096438","display_name":"Koji Fujita","orcid":"https://orcid.org/0000-0002-8143-7321"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Fujita","raw_affiliation_strings":["SoC Research and Development Center, Toshiba Corporation Semiconductor Company, Yokohama, Japan","SoC R&D Center, Toshiba Corp. Semicond. Co., Yokohama"],"affiliations":[{"raw_affiliation_string":"SoC Research and Development Center, Toshiba Corporation Semiconductor Company, Yokohama, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"SoC R&D Center, Toshiba Corp. Semicond. Co., Yokohama","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040832283","display_name":"Takashi Ohsawa","orcid":"https://orcid.org/0000-0002-8409-1792"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Ohsawa","raw_affiliation_strings":["SoC Research and Development Center, Toshiba Corporation Semiconductor Company, Yokohama, Japan","SoC R&D Center, Toshiba Corp. Semicond. Co., Yokohama"],"affiliations":[{"raw_affiliation_string":"SoC Research and Development Center, Toshiba Corporation Semiconductor Company, Yokohama, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"SoC R&D Center, Toshiba Corp. Semicond. Co., Yokohama","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5042713853"],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":2.2977,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.88275712,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"105","issue":"351","first_page":"256","last_page":"259"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9650739431381226},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.7356345653533936},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5948539972305298},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5563503503799438},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.49185895919799805},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.44661232829093933},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.43457192182540894},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4240982234477997},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4049890339374542},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3158987760543823},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17312416434288025},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15329894423484802},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11353331804275513},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.10940062999725342},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.06653955578804016}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9650739431381226},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.7356345653533936},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5948539972305298},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5563503503799438},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.49185895919799805},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.44661232829093933},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.43457192182540894},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4240982234477997},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4049890339374542},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3158987760543823},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17312416434288025},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15329894423484802},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11353331804275513},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.10940062999725342},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.06653955578804016},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/cicc.2005.1568656","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568656","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"},{"id":"mag:2925024334","is_oa":false,"landing_page_url":"https://www.ieice.org/ken/paper/20051020BA6D/eng/","pdf_url":null,"source":{"id":"https://openalex.org/S4306512848","display_name":"IEICE Technical Report; IEICE Tech. Rep.","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEICE Technical Report; IEICE Tech. Rep.","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7900000214576721,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1517280337","https://openalex.org/W1568335619","https://openalex.org/W2038061869","https://openalex.org/W2159039027","https://openalex.org/W2169439052","https://openalex.org/W2170310823","https://openalex.org/W2171662132","https://openalex.org/W2539576860","https://openalex.org/W4231699071","https://openalex.org/W6684791856"],"related_works":["https://openalex.org/W2154176871","https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W1607126780","https://openalex.org/W2900372418","https://openalex.org/W4386903460","https://openalex.org/W1989117745","https://openalex.org/W1830381302","https://openalex.org/W2130233920","https://openalex.org/W2080843961"],"abstract_inverted_index":{"A":[0],"Monte":[1],"Carlo":[2],"simulation":[3],"shows":[4],"that":[5],"a":[6,15,24,41,65],"DRAM":[7,39,72],"using":[8],"the":[9,37,58,62],"floating":[10],"body":[11],"cell":[12],"(FEC)":[13],"realizes":[14],"333MHz":[16],"high-speed":[17],"random":[18],"cycle":[19],"with":[20,44],"an":[21],"introduction":[22],"of":[23,31],"symmetrical":[25],"sense":[26],"amplifier":[27],"circuit":[28],"and":[29],"optimization":[30],"its":[32,53],"current":[33],"mirror":[34],"ratio.":[35],"Since":[36],"FEC":[38,63],"having":[40],"superior":[42],"affinity":[43],"logic":[45],"LSI":[46],"process":[47],"is":[48,64],"also":[49],"shown":[50],"to":[51],"have":[52],"macro":[54],"size":[55],"smaller":[56],"than":[57],"conventional":[59],"1T-1C":[60],"DRAM,":[61],"promising":[66],"candidate":[67],"for":[68],"next":[69],"generation":[70],"embedded":[71],"cells":[73]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}