{"id":"https://openalex.org/W2107093723","doi":"https://doi.org/10.1109/cicc.2005.1568638","title":"Look-up table leakage reduction for FPGAs","display_name":"Look-up table leakage reduction for FPGAs","publication_year":2006,"publication_date":"2006-01-18","ids":{"openalex":"https://openalex.org/W2107093723","doi":"https://doi.org/10.1109/cicc.2005.1568638","mag":"2107093723"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2005.1568638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040326650","display_name":"Navid Azizi","orcid":"https://orcid.org/0000-0002-7294-7397"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"N. Azizi","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Toronto, Toronto, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089881278","display_name":"Farid N. Najm","orcid":"https://orcid.org/0000-0001-5393-7794"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"F.N. Najm","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Toronto, Toronto, ONT, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.21659672,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"186","last_page":"189"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.910724401473999},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8102363348007202},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.7282589673995972},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7118340730667114},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.6457355618476868},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6048983931541443},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.497283011674881},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4814871549606323},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.45715731382369995},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43187618255615234},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4105224907398224},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4102162718772888},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3646732568740845},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3576667904853821},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22791224718093872},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20373353362083435},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1605348289012909},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.14646747708320618},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1114664077758789},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09785789251327515},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07460063695907593}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.910724401473999},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8102363348007202},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.7282589673995972},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7118340730667114},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.6457355618476868},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6048983931541443},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.497283011674881},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4814871549606323},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.45715731382369995},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43187618255615234},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4105224907398224},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4102162718772888},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3646732568740845},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3576667904853821},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22791224718093872},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20373353362083435},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1605348289012909},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.14646747708320618},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1114664077758789},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09785789251327515},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07460063695907593},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/cicc.2005.1568638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.131.8703","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.131.8703","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.azizi.ca/projects/cicc05.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1604323946","https://openalex.org/W1938409394","https://openalex.org/W2016748970","https://openalex.org/W2022698427","https://openalex.org/W2096810661","https://openalex.org/W2097521167","https://openalex.org/W2101284466","https://openalex.org/W2114621701","https://openalex.org/W2116094656","https://openalex.org/W2119627057","https://openalex.org/W2121225064","https://openalex.org/W2124021899","https://openalex.org/W2125469204","https://openalex.org/W2142531470","https://openalex.org/W4241239131","https://openalex.org/W4241806018","https://openalex.org/W6642590662","https://openalex.org/W6654592479","https://openalex.org/W6677862431"],"related_works":["https://openalex.org/W2297319780","https://openalex.org/W2178217057","https://openalex.org/W1972800815","https://openalex.org/W2550723781","https://openalex.org/W2548830639","https://openalex.org/W4252086734","https://openalex.org/W2159770326","https://openalex.org/W2078971946","https://openalex.org/W2051027227","https://openalex.org/W4379115868"],"abstract_inverted_index":{"We":[0],"propose":[1],"new":[2,113],"programmable":[3],"FPGA":[4,114],"look-up":[5],"tables":[6],"(LUTs)":[7],"that":[8,30,116],"can":[9,31,78],"operate":[10],"in":[11],"two":[12,21],"different":[13],"modes:":[14],"high-performance":[15,40],"or":[16],"low-power.":[17],"Selection":[18],"between":[19],"the":[20,42],"modes":[22],"is":[23,93],"realized":[24],"by":[25,34,60,66,95],"an":[26,81],"extra":[27],"SRAM":[28],"cell":[29],"be":[32],"shared":[33],"a":[35,50,72,101],"number":[36],"of":[37,85],"LUTs.":[38,120],"In":[39,53,89],"mode,":[41,55,91],"LUTs":[43],"provide":[44],"similar":[45],"power":[46],"and":[47,68,74,108],"performance":[48],"to":[49,80,87,97,100],"conventional":[51,102],"LUT.":[52,103],"low-power":[54,90],"one":[56],"LUT":[57],"reduces":[58,64,109],"leakage":[59,65,83,111],"53%,":[61],"while":[62],"another":[63],"53%":[67],"80%":[69],"when":[70],"outputting":[71],"logic-0":[73],"logic-1":[75],"respectively,":[76],"which":[77],"lead":[79],"average":[82],"reduction":[84],"up":[86],"76%.":[88],"delay":[92],"increased":[94],"5%":[96],"20%":[98],"compared":[99],"The":[104],"technique":[105],"scales":[106],"well":[107],"further":[110],"for":[112],"architectures":[115],"use":[117],"larger":[118],"size":[119]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}