{"id":"https://openalex.org/W2151749367","doi":"https://doi.org/10.1109/cicc.2005.1568621","title":"Algorithmic design methodologies and design porting of wireline transceiver IC building blocks between technology nodes","display_name":"Algorithmic design methodologies and design porting of wireline transceiver IC building blocks between technology nodes","publication_year":2006,"publication_date":"2006-01-18","ids":{"openalex":"https://openalex.org/W2151749367","doi":"https://doi.org/10.1109/cicc.2005.1568621","mag":"2151749367"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2005.1568621","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568621","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079412475","display_name":"Sorin P. Voinigescu","orcid":"https://orcid.org/0000-0001-5134-1970"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"S.P. Voinigescu","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069727044","display_name":"Timothy O. Dickson","orcid":"https://orcid.org/0000-0002-0361-031X"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"T.O. Dickson","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028638715","display_name":"T. Chalvatzis","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"T. Chalvatzis","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020480975","display_name":"A. Hazneci","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Hazneci","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048099763","display_name":"E. Laskin","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"E. Laskin","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063209388","display_name":"R. Beerkens","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109823","display_name":"STMicroelectronics (Canada)","ror":"https://ror.org/01qcf5s69","country_code":"CA","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210109823"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"R. Beerkens","raw_affiliation_strings":["STMicroelectronics, Ottawa, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Ottawa, ONT, Canada","institution_ids":["https://openalex.org/I4210109823"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058279461","display_name":"I. Khalid","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109823","display_name":"STMicroelectronics (Canada)","ror":"https://ror.org/01qcf5s69","country_code":"CA","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210109823"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"I. Khalid","raw_affiliation_strings":["STMicroelectronics, Ottawa, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Ottawa, ONT, Canada","institution_ids":["https://openalex.org/I4210109823"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5079412475"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":3.3196,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.93011627,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"110","last_page":"117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/wireline","display_name":"Wireline","score":0.9486620426177979},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7311894297599792},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.7105618119239807},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6542154550552368},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.6338539123535156},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5050683617591858},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.4773804545402527},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4543328881263733},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4491819143295288},{"id":"https://openalex.org/keywords/broadband","display_name":"Broadband","score":0.43465226888656616},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4277613162994385},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.42435210943222046},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4218083620071411},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.4124908745288849},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.40177077054977417},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.2526857554912567},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2382200062274933},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16454434394836426},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.16421139240264893},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11496421694755554},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.09188371896743774}],"concepts":[{"id":"https://openalex.org/C2776951270","wikidata":"https://www.wikidata.org/wiki/Q8026910","display_name":"Wireline","level":3,"score":0.9486620426177979},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7311894297599792},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.7105618119239807},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6542154550552368},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.6338539123535156},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5050683617591858},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.4773804545402527},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4543328881263733},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4491819143295288},{"id":"https://openalex.org/C509933004","wikidata":"https://www.wikidata.org/wiki/Q194163","display_name":"Broadband","level":2,"score":0.43465226888656616},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4277613162994385},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.42435210943222046},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4218083620071411},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.4124908745288849},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.40177077054977417},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.2526857554912567},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2382200062274933},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16454434394836426},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.16421139240264893},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11496421694755554},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.09188371896743774},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2005.1568621","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568621","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1494885616","https://openalex.org/W1525250006","https://openalex.org/W1544173589","https://openalex.org/W1585642076","https://openalex.org/W1977390134","https://openalex.org/W1998639405","https://openalex.org/W2033739176","https://openalex.org/W2119677480","https://openalex.org/W2124259293","https://openalex.org/W2127977070","https://openalex.org/W2129820929","https://openalex.org/W2130180243","https://openalex.org/W2155260051","https://openalex.org/W2157754281","https://openalex.org/W2541302284","https://openalex.org/W2541376187","https://openalex.org/W3210424613"],"related_works":["https://openalex.org/W2010018680","https://openalex.org/W2788322960","https://openalex.org/W2155978103","https://openalex.org/W4248332755","https://openalex.org/W1925358307","https://openalex.org/W1517804207","https://openalex.org/W2043107203","https://openalex.org/W2148874322","https://openalex.org/W2508883139","https://openalex.org/W109989984"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"analysis":[4],"of":[5,26,32],"sub-2.5-V":[6],"topologies":[7],"and":[8,14,44,53],"design":[9],"methodologies":[10],"for":[11,35],"SiGe":[12],"BiCMOS":[13,45],"sub-90nm":[15],"CMOS":[16],"building":[17],"blocks":[18],"to":[19],"be":[20],"used":[21],"in":[22],"the":[23],"next":[24],"generation":[25],"40-100":[27],"Gb/s":[28],"wireline":[29],"transceivers.":[30],"Examples":[31],"optimal":[33],"designs":[34],"40-80Gb/s":[36],"broadband":[37],"low-noise":[38,51],"input":[39],"comparators,":[40],"low-voltage":[41],"high-speed":[42],"MOS-":[43],"CML":[46],"logic":[47],"gates,":[48],"30-100":[49],"GHz":[50,55],"oscillators,":[52],"40/80":[54],"output":[56],"drivers":[57],"with":[58],"wave":[59],"shape":[60],"control":[61],"are":[62],"provided.":[63]},"counts_by_year":[{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}