{"id":"https://openalex.org/W2153805049","doi":"https://doi.org/10.1109/cicc.2005.1568608","title":"A heterogeneous functional verification platform","display_name":"A heterogeneous functional verification platform","publication_year":2006,"publication_date":"2006-01-18","ids":{"openalex":"https://openalex.org/W2153805049","doi":"https://doi.org/10.1109/cicc.2005.1568608","mag":"2153805049"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2005.1568608","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568608","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031218535","display_name":"A. Hekmatpour","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"A. Hekmatpour","raw_affiliation_strings":["Embedded Processor Development, IBM Microelectronics, NC, USA"],"affiliations":[{"raw_affiliation_string":"Embedded Processor Development, IBM Microelectronics, NC, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045549370","display_name":"C. Alley","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Alley","raw_affiliation_strings":["Embedded Processor Development, IBM Microelectronics, NC, USA"],"affiliations":[{"raw_affiliation_string":"Embedded Processor Development, IBM Microelectronics, NC, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011924218","display_name":"B. Stempel","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"B. Stempel","raw_affiliation_strings":["Embedded Processor Development, IBM Microelectronics, NC, USA"],"affiliations":[{"raw_affiliation_string":"Embedded Processor Development, IBM Microelectronics, NC, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046621434","display_name":"Joshua Coulter","orcid":"https://orcid.org/0000-0002-1795-8536"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Coulter","raw_affiliation_strings":["Embedded Processor Development, IBM Microelectronics, NC, USA"],"affiliations":[{"raw_affiliation_string":"Embedded Processor Development, IBM Microelectronics, NC, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064123704","display_name":"Azadeh Salehi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Salehi","raw_affiliation_strings":["Embedded Processor Development, IBM Microelectronics, NC, USA"],"affiliations":[{"raw_affiliation_string":"Embedded Processor Development, IBM Microelectronics, NC, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049937219","display_name":"Ahmed El Shafie","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Shafie","raw_affiliation_strings":["Electrical and Computer Engineering, North Carolina State University, NC, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, North Carolina State University, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049869271","display_name":"C. Palenchar","orcid":null},"institutions":[{"id":"https://openalex.org/I137902535","display_name":"North Carolina State University","ror":"https://ror.org/04tj63d06","country_code":"US","type":"education","lineage":["https://openalex.org/I137902535"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C. Palenchar","raw_affiliation_strings":["Electrical and Computer Engineering, North Carolina State University, NC, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, North Carolina State University, NC, USA","institution_ids":["https://openalex.org/I137902535"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5031218535"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.17286304,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"62","last_page":"65"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.813512921333313},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7097854614257812},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.7083563804626465},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6775763034820557},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6401472091674805},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5883254408836365},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.554854691028595},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5237476825714111},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.49625450372695923},{"id":"https://openalex.org/keywords/ibm","display_name":"IBM","score":0.47895246744155884},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4692195653915405},{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.44559478759765625},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.40078577399253845},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3422884941101074},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.14797288179397583}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.813512921333313},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7097854614257812},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.7083563804626465},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6775763034820557},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6401472091674805},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5883254408836365},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.554854691028595},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5237476825714111},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.49625450372695923},{"id":"https://openalex.org/C70388272","wikidata":"https://www.wikidata.org/wiki/Q5968558","display_name":"IBM","level":2,"score":0.47895246744155884},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4692195653915405},{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.44559478759765625},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.40078577399253845},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3422884941101074},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.14797288179397583},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2005.1568608","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568608","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1996021027","https://openalex.org/W2072547867","https://openalex.org/W2105791428","https://openalex.org/W2146256091","https://openalex.org/W2156208763","https://openalex.org/W6649201025","https://openalex.org/W6682860722"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W1984090905","https://openalex.org/W2929969821","https://openalex.org/W2392047570","https://openalex.org/W2028386630","https://openalex.org/W2166358658","https://openalex.org/W2056893153","https://openalex.org/W2012039880","https://openalex.org/W2188881323","https://openalex.org/W2907442864"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"distributed":[4],"verification":[5,27,72],"platform":[6,23,56],"that":[7,36],"supports":[8],"heterogeneous":[9],"simulation":[10,78],"environments,":[11],"test":[12],"formats,":[13],"design":[14,66],"HDLs,":[15],"assertion":[16],"languages":[17],"and":[18,45,68,74],"analysis":[19],"tools.":[20],"The":[21,55],"Web-based":[22],"provides":[24],"integrated":[25,30],"functional":[26],"for":[28],"complex":[29],"circuit":[31],"designs":[32],"such":[33],"as":[34],"processors":[35,65],"include":[37],"units":[38],"designed":[39],"in":[40,49],"VHDL,":[41,51],"Verilog":[42],"or":[43,53],"SystemC":[44],"their":[46],"corresponding":[47],"assertions":[48],"Verilog,":[50],"C":[52],"PSL.":[54],"has":[57,69],"been":[58],"deployed":[59],"at":[60],"the":[61],"IBM":[62],"PowerPC":[63],"embedded":[64],"center":[67],"shown":[70],"improved":[71],"efficiency":[73],"coverage":[75],"with":[76],"reduced":[77],"resources.":[79]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}