{"id":"https://openalex.org/W2153280661","doi":"https://doi.org/10.1109/cicc.2005.1568600","title":"An integrated timing and dynamic supply noise verification for nano-meter CMOS SoC designs","display_name":"An integrated timing and dynamic supply noise verification for nano-meter CMOS SoC designs","publication_year":2006,"publication_date":"2006-01-18","ids":{"openalex":"https://openalex.org/W2153280661","doi":"https://doi.org/10.1109/cicc.2005.1568600","mag":"2153280661"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2005.1568600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114248230","display_name":"Kazushi SHIMAZAKI","orcid":null},"institutions":[{"id":"https://openalex.org/I1283155146","display_name":"Panasonic (Japan)","ror":"https://ror.org/011tm7n37","country_code":"JP","type":"company","lineage":["https://openalex.org/I1283155146"]},{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"K. Shimazaki","raw_affiliation_strings":["Kobe University, Kobe, Japan","Matsushita Elecrric Indusrrial Company Limited, Nagaokakyo, Japan"],"affiliations":[{"raw_affiliation_string":"Kobe University, Kobe, Japan","institution_ids":["https://openalex.org/I65837984"]},{"raw_affiliation_string":"Matsushita Elecrric Indusrrial Company Limited, Nagaokakyo, Japan","institution_ids":["https://openalex.org/I1283155146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041877886","display_name":"Mitsuya Fukazawa","orcid":"https://orcid.org/0000-0001-7979-5077"},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Fukazawa","raw_affiliation_strings":["Kobe University, Kobe, Japan"],"affiliations":[{"raw_affiliation_string":"Kobe University, Kobe, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070370721","display_name":"Makoto Nagata","orcid":"https://orcid.org/0000-0002-0625-9107"},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Nagata","raw_affiliation_strings":["Kobe University, Kobe, Japan"],"affiliations":[{"raw_affiliation_string":"Kobe University, Kobe, Japan","institution_ids":["https://openalex.org/I65837984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5114248230"],"corresponding_institution_ids":["https://openalex.org/I1283155146","https://openalex.org/I65837984"],"apc_list":null,"apc_paid":null,"fwci":2.6326,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.89996575,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"30","last_page":"33"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7003701329231262},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6606747508049011},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5984313488006592},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5838411450386047},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5827276110649109},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5702906847000122},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5497860312461853},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5283632874488831},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.46167704463005066},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4542919993400574},{"id":"https://openalex.org/keywords/chip-scale-package","display_name":"Chip-scale package","score":0.44369056820869446},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3676014542579651},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2494477927684784}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7003701329231262},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6606747508049011},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5984313488006592},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5838411450386047},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5827276110649109},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5702906847000122},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5497860312461853},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5283632874488831},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.46167704463005066},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4542919993400574},{"id":"https://openalex.org/C126233035","wikidata":"https://www.wikidata.org/wiki/Q5101572","display_name":"Chip-scale package","level":3,"score":0.44369056820869446},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3676014542579651},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2494477927684784},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2005.1568600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7300000190734863,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2075400577","https://openalex.org/W2140475081","https://openalex.org/W2163527337","https://openalex.org/W2164729680","https://openalex.org/W2788602650","https://openalex.org/W4230566481","https://openalex.org/W6681009213","https://openalex.org/W6748979656"],"related_works":["https://openalex.org/W1569705806","https://openalex.org/W2388040150","https://openalex.org/W3168383044","https://openalex.org/W2237711431","https://openalex.org/W4230718388","https://openalex.org/W2026822479","https://openalex.org/W4230512219","https://openalex.org/W2370249666","https://openalex.org/W2030835619","https://openalex.org/W2047284788"],"abstract_inverted_index":{"A":[0],"semidynamic":[1],"timing":[2],"analysis":[3],"flow":[4],"of":[5],"dynamic":[6],"drop":[7],"consideration":[8],"applicable":[9],"to":[10],"a":[11],"large-scale":[12],"circuit":[13],"is":[14,18],"proposed.":[15],"This":[16],"technique":[17],"compared":[19],"not":[20],"only":[21],"with":[22,26],"SPICE":[23],"simulation":[24],"but":[25],"measurements":[27],"using":[28],"built-in":[29],"noise":[30],"probing":[31],"and":[32],"on-chip":[33],"delay":[34],"monitoring":[35],"techniques,":[36],"which":[37],"validates":[38],"the":[39],"proposed":[40],"flow.":[41]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}