{"id":"https://openalex.org/W1512949312","doi":"https://doi.org/10.1109/cicc.2005.1568599","title":"Robust platform design in advanced VLSI technologies","display_name":"Robust platform design in advanced VLSI technologies","publication_year":2006,"publication_date":"2006-01-18","ids":{"openalex":"https://openalex.org/W1512949312","doi":"https://doi.org/10.1109/cicc.2005.1568599","mag":"1512949312"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2005.1568599","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568599","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080123214","display_name":"D.J. Leavins","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.J. Leavins","raw_affiliation_strings":["Intel Corporation, USA","(Intel Corporation, Sacramento, CA, USA)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"(Intel Corporation, Sacramento, CA, USA)","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028017891","display_name":"Kee Sup Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kee Sup Kim","raw_affiliation_strings":["Intel Corporation, USA","(Intel Corporation, Sacramento, CA, USA)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"(Intel Corporation, Sacramento, CA, USA)","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036312663","display_name":"Subhasish Mitra","orcid":"https://orcid.org/0000-0002-5572-5194"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Mitra","raw_affiliation_strings":["Intel Corporation, USA","(Intel Corporation, Sacramento, CA, USA)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"(Intel Corporation, Sacramento, CA, USA)","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036993050","display_name":"Emily Rodriguez","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"E.J. Rodriguez","raw_affiliation_strings":["Intel Corporation, USA","(Intel Corporation, Sacramento, CA, USA)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"(Intel Corporation, Sacramento, CA, USA)","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.5226,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.53417126,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"18","issue":null,"first_page":"22","last_page":"29"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7296475172042847},{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.7008448243141174},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6349771022796631},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.6010944843292236},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5400901436805725},{"id":"https://openalex.org/keywords/resilience","display_name":"Resilience (materials science)","score":0.4949626326560974},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.48603111505508423},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4774651825428009},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.4740203022956848},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4520350992679596},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4431271255016327},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39566630125045776},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39526891708374023},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34136074781417847},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2639038562774658},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11412918567657471},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10469996929168701},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.10029640793800354}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7296475172042847},{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.7008448243141174},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6349771022796631},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.6010944843292236},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5400901436805725},{"id":"https://openalex.org/C2779585090","wikidata":"https://www.wikidata.org/wiki/Q3457762","display_name":"Resilience (materials science)","level":2,"score":0.4949626326560974},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.48603111505508423},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4774651825428009},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.4740203022956848},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4520350992679596},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4431271255016327},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39566630125045776},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39526891708374023},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34136074781417847},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2639038562774658},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11412918567657471},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10469996929168701},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.10029640793800354},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2005.1568599","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2005.1568599","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W117147670","https://openalex.org/W1502258793","https://openalex.org/W1564617507","https://openalex.org/W1576951655","https://openalex.org/W1581761235","https://openalex.org/W1772618440","https://openalex.org/W1976431848","https://openalex.org/W2008482633","https://openalex.org/W2050431855","https://openalex.org/W2066929795","https://openalex.org/W2087289986","https://openalex.org/W2088391469","https://openalex.org/W2103813131","https://openalex.org/W2116059696","https://openalex.org/W2127795505","https://openalex.org/W2130189691","https://openalex.org/W2139009001","https://openalex.org/W2152422320","https://openalex.org/W2153336129","https://openalex.org/W2159871346","https://openalex.org/W2162465831","https://openalex.org/W2300561902","https://openalex.org/W6604745190","https://openalex.org/W6629965585","https://openalex.org/W6672518503"],"related_works":["https://openalex.org/W2078862364","https://openalex.org/W2110991008","https://openalex.org/W2062753030","https://openalex.org/W2146381271","https://openalex.org/W2000201823","https://openalex.org/W2165948443","https://openalex.org/W2377850316","https://openalex.org/W2061536619","https://openalex.org/W2149051075","https://openalex.org/W2394408226"],"abstract_inverted_index":{"The":[0],"traditional":[1],"paradigm":[2],"of":[3,56,66,100],"conservative":[4],"design":[5,29],"and":[6,38,41,59,80,84,103],"thorough":[7,32],"production":[8],"testing":[9],"is":[10],"not":[11],"sufficient":[12],"for":[13,26,31,74],"designing":[14],"robust":[15],"platforms":[16],"in":[17,48,53,77,97],"advanced":[18],"VLSI":[19],"technologies.":[20],"Fundamentally":[21],"new":[22,28,46],"techniques":[23,52],"are":[24],"required":[25],"incorporating":[27],"features":[30],"testing,":[33],"yield":[34],"improvement,":[35],"error":[36,88],"detection":[37],"correction,":[39],"self-recovery":[40],"repair.":[42],"This":[43,61],"represents":[44],"a":[45,70,85],"direction":[47],"the":[49,54,98],"'design":[50],"for'":[51],"areas":[55],"test,":[57],"reliability":[58],"manufacturability.":[60],"paper":[62],"presents":[63],"an":[64],"overview":[65],"two":[67],"such":[68],"techniques:":[69],"test":[71,78,81],"compression":[72],"technique":[73,90],"exponential":[75],"reduction":[76,96],"time":[79],"data":[82],"volume,":[83],"built-in":[86],"soft":[87],"resilience":[89],"that":[91],"enables":[92],"more":[93],"than":[94],"20-fold":[95],"susceptibility":[99],"system":[101],"latches":[102],"flip-flops":[104],"to":[105],"radiation-induced":[106],"transient":[107],"errors.":[108]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}