{"id":"https://openalex.org/W1963721450","doi":"https://doi.org/10.1109/cicc.2004.1358903","title":"8 GHz, 20mW, fast locking, fractional-N frequency synthesizer with optimized 3/sup rd/ order, 3/5-bit IIR and 3/sup rd/ order 3-bit-FIR noise shapers in 90nm CMOS","display_name":"8 GHz, 20mW, fast locking, fractional-N frequency synthesizer with optimized 3/sup rd/ order, 3/5-bit IIR and 3/sup rd/ order 3-bit-FIR noise shapers in 90nm CMOS","publication_year":2004,"publication_date":"2004-11-30","ids":{"openalex":"https://openalex.org/W1963721450","doi":"https://doi.org/10.1109/cicc.2004.1358903","mag":"1963721450"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2004.1358903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358903","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058466731","display_name":"Ashoke Ravi","orcid":"https://orcid.org/0000-0001-8302-622X"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I196817621","display_name":"Carnegie Institution for Science","ror":"https://ror.org/04jr01610","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I196817621"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Ravi","raw_affiliation_strings":["Carnegie Millon University, Pittsburgh, USA","Communication Technology, Intel Labs, Hillsboro, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Millon University, Pittsburgh, USA","institution_ids":["https://openalex.org/I196817621"]},{"raw_affiliation_string":"Communication Technology, Intel Labs, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012867674","display_name":"R. Bishop","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R.E. Bishop","raw_affiliation_strings":["Communication Technology, Intel Labs, Hillsboro, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Communication Technology, Intel Labs, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083212338","display_name":"L.R. Carley","orcid":"https://orcid.org/0000-0003-3945-9110"},"institutions":[{"id":"https://openalex.org/I196817621","display_name":"Carnegie Institution for Science","ror":"https://ror.org/04jr01610","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I196817621"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L.R. Carley","raw_affiliation_strings":["Carnegie Millon University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carnegie Millon University, USA","institution_ids":["https://openalex.org/I196817621"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062357544","display_name":"K. Soumyanath","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Soumyanath","raw_affiliation_strings":["Communication Technology, Intel Labs, Hillsboro, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Communication Technology, Intel Labs, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6547,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.82301531,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"31","issue":null,"first_page":"625","last_page":"628"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.799540638923645},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7409014701843262},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.7217962145805359},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6352226734161377},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.5510625243186951},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.5454592704772949},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.4854205548763275},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4718109369277954},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46789848804473877},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.42164134979248047},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.41497132182121277},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3334110379219055},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31109240651130676},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2268344759941101},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07916727662086487}],"concepts":[{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.799540638923645},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7409014701843262},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.7217962145805359},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6352226734161377},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.5510625243186951},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.5454592704772949},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.4854205548763275},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4718109369277954},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46789848804473877},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.42164134979248047},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.41497132182121277},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3334110379219055},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31109240651130676},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2268344759941101},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07916727662086487},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2004.1358903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358903","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7300000190734863,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2052099679","https://openalex.org/W2099064239","https://openalex.org/W2104848801","https://openalex.org/W2108123019","https://openalex.org/W2109195272","https://openalex.org/W2139625690","https://openalex.org/W2166458737"],"related_works":["https://openalex.org/W2141726610","https://openalex.org/W2061664740","https://openalex.org/W2371029054","https://openalex.org/W2370071821","https://openalex.org/W2394106628","https://openalex.org/W2350996794","https://openalex.org/W2088877925","https://openalex.org/W2384857702","https://openalex.org/W2367423162","https://openalex.org/W2144432296"],"abstract_inverted_index":{"This":[0,45,77],"paper":[1,46],"describes":[2],"a":[3,15,23,35,42,58,80,88,94,103,151],"fully":[4],"integrated":[5,130],"8":[6],"GHz":[7,82],"fractional-n":[8],"synthesizer":[9,21,78],"with":[10,34,68],"an":[11,48],"LC-VCO":[12],"implemented":[13,155],"in":[14,156],"90":[16],"nm":[17],"CMOS":[18],"process.":[19,159],"The":[20,129],"incorporates":[22],"combination":[24],"of":[25,106],"coarse":[26],"and":[27,102,122,145],"fine":[28],"tuning":[29,83],"for":[30,72],"the":[31,69,99,119,141,157],"VCO,":[32],"along":[33],"new":[36],"frequency":[37],"calibration":[38],"circuit":[39],"based":[40],"on":[41],"digital":[43],"quadri-correlator.":[44],"derives":[47],"integration":[49],"friendly":[50],"3/sup":[51],"rd/":[52],"order":[53,61,153],"3/5-bit":[54],"noise":[55,100,105,133,143],"shaper":[56],"from":[57,118],"6/sup":[59],"th/":[60],"loop":[62],"gain.":[63],"It":[64],"is":[65,134,146],"jointly":[66],"optimized":[67],"PLL":[70],"parameters":[71],"low":[73],"quantization":[74,132],"phase":[75,104],"noise.":[76],"has":[79],"1.25":[81],"range,":[84],"10":[85,112,147],"kHz":[86],"resolution,":[87],"20":[89,116],"/spl":[90],"mu/s":[91],"settling":[92],"time,":[93],"reference":[95],"sideband":[96],"power":[97],"below":[98,126,140],"floor":[101],"-100":[107],"dBc/Hz,":[108],"-117dBc,":[109],"-145dBc/Hz":[110],"at":[111],"kHz,":[113],"1":[114],"MHz,":[115],"MHz":[117],"carrier,":[120],"respectively,":[121],"all":[123],"fractional":[124],"spurs":[125],"-60":[127],"dBc.":[128],"in-band":[131],"lower":[135],"than":[136,150],"-64":[137],"dBc":[138],"(well":[139],"other":[142],"sources)":[144],"dB":[148],"better":[149],"3rd":[152],"MASH":[154],"same":[158]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}