{"id":"https://openalex.org/W2097128182","doi":"https://doi.org/10.1109/cicc.2004.1358894","title":"A XiRisc-based SoC for embedded DSP applications","display_name":"A XiRisc-based SoC for embedded DSP applications","publication_year":2004,"publication_date":"2004-11-30","ids":{"openalex":"https://openalex.org/W2097128182","doi":"https://doi.org/10.1109/cicc.2004.1358894","mag":"2097128182"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2004.1358894","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358894","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034624261","display_name":"M. Bocchi","orcid":"https://orcid.org/0009-0003-0559-0409"},"institutions":[{"id":"https://openalex.org/I4210103492","display_name":"Advanced Computer System (Italy)","ror":"https://ror.org/018mrwd51","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210103492"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Bocchi","raw_affiliation_strings":["ARCES, Advanced Research Center on Electronics Systems, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES, Advanced Research Center on Electronics Systems, University of Bologna, Italy","institution_ids":["https://openalex.org/I4210103492","https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043089836","display_name":"C. De Bartolomeis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210103492","display_name":"Advanced Computer System (Italy)","ror":"https://ror.org/018mrwd51","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210103492"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. De Bartolomeis","raw_affiliation_strings":["ARCES, Advanced Research Center on Electronics Systems, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES, Advanced Research Center on Electronics Systems, University of Bologna, Italy","institution_ids":["https://openalex.org/I4210103492","https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045668159","display_name":"Claudio Mucci","orcid":"https://orcid.org/0000-0002-4660-207X"},"institutions":[{"id":"https://openalex.org/I4210103492","display_name":"Advanced Computer System (Italy)","ror":"https://ror.org/018mrwd51","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210103492"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"C. Mucci","raw_affiliation_strings":["ARCES, Advanced Research Center on Electronics Systems, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES, Advanced Research Center on Electronics Systems, University of Bologna, Italy","institution_ids":["https://openalex.org/I4210103492","https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070004082","display_name":"Fabio Campi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210103492","display_name":"Advanced Computer System (Italy)","ror":"https://ror.org/018mrwd51","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210103492"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Campi","raw_affiliation_strings":["ARCES, Advanced Research Center on Electronics Systems, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES, Advanced Research Center on Electronics Systems, University of Bologna, Italy","institution_ids":["https://openalex.org/I4210103492","https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083656325","display_name":"Andrea Lodi","orcid":"https://orcid.org/0000-0001-9269-633X"},"institutions":[{"id":"https://openalex.org/I4210103492","display_name":"Advanced Computer System (Italy)","ror":"https://ror.org/018mrwd51","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210103492"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Lodi","raw_affiliation_strings":["ARCES, Advanced Research Center on Electronics Systems, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES, Advanced Research Center on Electronics Systems, University of Bologna, Italy","institution_ids":["https://openalex.org/I4210103492","https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057024890","display_name":"Mihai Filip TOMA","orcid":null},"institutions":[{"id":"https://openalex.org/I4210103492","display_name":"Advanced Computer System (Italy)","ror":"https://ror.org/018mrwd51","country_code":"IT","type":"company","lineage":["https://openalex.org/I4210103492"]},{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Toma","raw_affiliation_strings":["ARCES, Advanced Research Center on Electronics Systems, University of Bologna, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARCES, Advanced Research Center on Electronics Systems, University of Bologna, Italy","institution_ids":["https://openalex.org/I4210103492","https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044201884","display_name":"R. Canegallo","orcid":"https://orcid.org/0000-0002-3381-0697"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Canegallo","raw_affiliation_strings":["Central Research and Development, STMicroelectronics, Agrate-Brianza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central Research and Development, STMicroelectronics, Agrate-Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040667886","display_name":"R. Guerrieri","orcid":"https://orcid.org/0000-0002-8601-6884"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Guerrieri","raw_affiliation_strings":["Central Research and Development, STMicroelectronics, Agrate-Brianza, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Central Research and Development, STMicroelectronics, Agrate-Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.6501,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.8894724,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"595","last_page":"598"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8263182640075684},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6931304335594177},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6220952868461609},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6023626923561096},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.599150538444519},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5741124153137207},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.5598576664924622},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.5269708633422852},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.4908040463924408},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4842085838317871},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.47592905163764954},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4395969808101654},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.43430081009864807},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.42441526055336},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39127692580223083},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39108818769454956},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.3490285873413086},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.19994154572486877},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18952009081840515},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1228162944316864}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8263182640075684},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6931304335594177},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6220952868461609},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6023626923561096},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.599150538444519},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5741124153137207},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.5598576664924622},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.5269708633422852},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.4908040463924408},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4842085838317871},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.47592905163764954},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4395969808101654},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.43430081009864807},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.42441526055336},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39127692580223083},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39108818769454956},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3490285873413086},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.19994154572486877},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18952009081840515},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1228162944316864},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/cicc.2004.1358894","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358894","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:25265","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/25265/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2128602802","https://openalex.org/W2173674295","https://openalex.org/W2539352587","https://openalex.org/W4242532423","https://openalex.org/W4247613350","https://openalex.org/W6678876518"],"related_works":["https://openalex.org/W2162220252","https://openalex.org/W1970558519","https://openalex.org/W2097128182","https://openalex.org/W1991323414","https://openalex.org/W2126251572","https://openalex.org/W2889974691","https://openalex.org/W2105730741","https://openalex.org/W2097997125","https://openalex.org/W653689936","https://openalex.org/W1886193131"],"abstract_inverted_index":{"Reconfigurable":[0],"computing":[1],"can":[2],"face":[3],"many":[4],"of":[5,16,22,29,60,94,113],"the":[6,27,44,92,114],"current":[7],"embedded":[8,64],"systems":[9],"design":[10],"issues,":[11],"providing":[12],"a":[13,30,61,66,125],"high":[14],"degree":[15],"flexibility":[17],"and":[18,91,118],"increasing":[19],"energy":[20,109,117],"efficiency":[21,121],"computation.":[23],"This":[24,48],"paper":[25],"introduces":[26],"architecture":[28],"system":[31],"on":[32],"chip":[33,73],"for":[34],"signal":[35],"processing":[36],"applications,":[37],"including":[38],"an":[39,52],"XiRisc":[40],"reconfigurable":[41],"processor":[42,50,67],"as":[43,65],"main":[45],"computational":[46,120],"core.":[47],"RISC":[49],"features":[51],"extensible":[53],"instruction":[54],"set,":[55],"obtained":[56],"through":[57],"dynamic":[58],"reconfiguration":[59],"programmable":[62],"gate-array":[63],"datapath":[68],"function":[69],"unit.":[70],"A":[71],"prototype":[72],"has":[74,122],"been":[75],"implemented":[76],"in":[77],"0.13":[78],"/spl":[79],"mu/m":[80],"CMOS":[81],"technology.":[82],"The":[83],"SoC":[84],"operates":[85],"at":[86],"166":[87],"MHz":[88],"clock":[89],"speed":[90],"test":[93],"several":[95],"DSP":[96],"algorithms":[97],"showed":[98],"speed-ups":[99],"ranging":[100,127],"from":[101,128],"5/spl":[102],"times/":[103,106,130],"to":[104,131],"80/spl":[105],"with":[107],"65%-95%":[108],"savings.":[110],"As":[111],"proof":[112],"architectural":[115],"improvement,":[116],"area":[119],"grown":[123],"by":[124],"factor":[126],"3/spl":[129],"35/spl":[132],"times/.":[133]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}