{"id":"https://openalex.org/W1604768615","doi":"https://doi.org/10.1109/cicc.2004.1358891","title":"A 4.75GOPS single-chip programmable processor array consisting of a multithreaded processor and multiple SIMD and IO processors","display_name":"A 4.75GOPS single-chip programmable processor array consisting of a multithreaded processor and multiple SIMD and IO processors","publication_year":2004,"publication_date":"2004-11-30","ids":{"openalex":"https://openalex.org/W1604768615","doi":"https://doi.org/10.1109/cicc.2004.1358891","mag":"1604768615"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2004.1358891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026896930","display_name":"Young-Don Bae","orcid":null},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Young-Don Bae","raw_affiliation_strings":["Division of EE, Department of EECS, KAIST, Daejeon, South Korea","Dept. of Electr. Eng. & Comput. Sci.,, KAIST, Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Division of EE, Department of EECS, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci.,, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087977408","display_name":"In\u2010Cheol Park","orcid":"https://orcid.org/0000-0003-3524-2838"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"In-Cheol Park","raw_affiliation_strings":["Division of EE, Department of EECS, KAIST, Daejeon, South Korea","Dept. of Electr. Eng. & Comput. Sci.,, KAIST, Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Division of EE, Department of EECS, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci.,, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5026896930"],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0835182,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"38","issue":null,"first_page":"583","last_page":"586"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.8133028745651245},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7846378087997437},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7789090275764465},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5293824076652527},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4964671730995178},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4750761389732361},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4689241051673889},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.455615371465683},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45178091526031494},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44563204050064087},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43607741594314575},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4181548058986664},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3919069766998291},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14028334617614746},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10240650177001953},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.09619906544685364},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.06545957922935486}],"concepts":[{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.8133028745651245},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7846378087997437},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7789090275764465},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5293824076652527},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4964671730995178},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4750761389732361},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4689241051673889},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.455615371465683},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45178091526031494},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44563204050064087},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43607741594314575},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4181548058986664},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3919069766998291},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14028334617614746},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10240650177001953},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.09619906544685364},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.06545957922935486},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2004.1358891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1993659302","https://openalex.org/W2063306466","https://openalex.org/W2109726671","https://openalex.org/W2112259817","https://openalex.org/W2115041426","https://openalex.org/W2138465410","https://openalex.org/W2148307588","https://openalex.org/W2564921634","https://openalex.org/W3140674942","https://openalex.org/W4241307726"],"related_works":["https://openalex.org/W2138520521","https://openalex.org/W4248655967","https://openalex.org/W2994245508","https://openalex.org/W4242172182","https://openalex.org/W2082875307","https://openalex.org/W4237780868","https://openalex.org/W4285302443","https://openalex.org/W4396938741","https://openalex.org/W2538644970","https://openalex.org/W4376881175"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3,31],"configurable":[4],"platform":[5],"chip":[6,28,57],"integrating":[7],"9":[8],"heterogeneous":[9],"processors,":[10],"which":[11],"is":[12,72],"designed":[13,60],"to":[14],"enable":[15],"rapid":[16],"prototyping":[17],"and":[18,47,61,68],"verification":[19],"without":[20],"translating":[21],"functional":[22],"behaviors":[23],"into":[24],"hardware":[25],"blocks.":[26],"The":[27,55],"consists":[29],"of":[30],"32-bit":[32,41],"multithreaded":[33],"RISC":[34],"processor":[35],"for":[36,44,51],"fast":[37],"context":[38],"switching,":[39],"four":[40,48],"SIMD":[42],"processors":[43,50],"data-intensive":[45],"applications,":[46],"IO":[49],"handling":[52],"I/O":[53],"protocols.":[54],"prototype":[56],"has":[58],"been":[59],"fabricated":[62],"in":[63],"0.25-/spl":[64],"mu/m":[65],"CMOS":[66],"technology":[67],"the":[69],"die":[70],"size":[71],"8/spl":[73],"times/8":[74],"mm/sup":[75],"2/":[76],"including":[77],"eighty-kilobyte":[78],"internal":[79],"memories.":[80]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}