{"id":"https://openalex.org/W1515147627","doi":"https://doi.org/10.1109/cicc.2004.1358889","title":"Sandblaster low power DSP [parallel DSP arithmetic microarchitecture]","display_name":"Sandblaster low power DSP [parallel DSP arithmetic microarchitecture]","publication_year":2004,"publication_date":"2004-11-30","ids":{"openalex":"https://openalex.org/W1515147627","doi":"https://doi.org/10.1109/cicc.2004.1358889","mag":"1515147627"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2004.1358889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086798411","display_name":"John Glossner","orcid":"https://orcid.org/0000-0003-0713-2105"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"J. Glossner","raw_affiliation_strings":["Electrical Engineering, Mathematics and Computer Science Department, Delft University of Technnology, Delft, Netherlands","Sandbridge Technologies, Inc., White Plains, NY, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering, Mathematics and Computer Science Department, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Sandbridge Technologies, Inc., White Plains, NY, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012414249","display_name":"Kai Chirca","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"K. Chirca","raw_affiliation_strings":["Electrical Engineering, Mathematics and Computer Science Department, Delft University of Technnology, Delft, Netherlands","Sandbridge Technologies, Inc., White Plains, NY, USA"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering, Mathematics and Computer Science Department, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Sandbridge Technologies, Inc., White Plains, NY, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103196891","display_name":"Michael Schulte","orcid":"https://orcid.org/0000-0003-1305-406X"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Schulte","raw_affiliation_strings":["Department of ECE, University of Wisconsin, Madison, WI, USA","Sandbridge Technologies, Inc., White Plains, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Sandbridge Technologies, Inc., White Plains, NY, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100324806","display_name":"Haoran Wang","orcid":"https://orcid.org/0000-0001-5828-5545"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Haoran Wang","raw_affiliation_strings":["Sandbridge Technologies, Inc., White Plains, NY, USA"],"affiliations":[{"raw_affiliation_string":"Sandbridge Technologies, Inc., White Plains, NY, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038372514","display_name":"Nasir Nasimzada","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. Nasimzada","raw_affiliation_strings":["Sandbridge Technologies, Inc., White Plains, NY, USA"],"affiliations":[{"raw_affiliation_string":"Sandbridge Technologies, Inc., White Plains, NY, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109257548","display_name":"David Har","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Har","raw_affiliation_strings":["Sandbridge Technologies, Inc., White Plains, NY, USA"],"affiliations":[{"raw_affiliation_string":"Sandbridge Technologies, Inc., White Plains, NY, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059027498","display_name":"Shenghong Wang","orcid":"https://orcid.org/0000-0003-3750-5937"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shenghong Wang","raw_affiliation_strings":["Sandbridge Technologies, Inc., White Plains, NY, USA"],"affiliations":[{"raw_affiliation_string":"Sandbridge Technologies, Inc., White Plains, NY, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079840439","display_name":"A. Joseph Hoane","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A.J. Hoane","raw_affiliation_strings":["Sandbridge Technologies, Inc., White Plains, NY, USA"],"affiliations":[{"raw_affiliation_string":"Sandbridge Technologies, Inc., White Plains, NY, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013922015","display_name":"Gary Nacer","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"G. Nacer","raw_affiliation_strings":["Sandbridge Technologies, Inc., White Plains, NY, USA"],"affiliations":[{"raw_affiliation_string":"Sandbridge Technologies, Inc., White Plains, NY, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006552382","display_name":"Mayan Moudgill","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Moudgill","raw_affiliation_strings":["Sandbridge Technologies, Inc., White Plains, NY, USA"],"affiliations":[{"raw_affiliation_string":"Sandbridge Technologies, Inc., White Plains, NY, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019437330","display_name":"S. Vassiliadis","orcid":"https://orcid.org/0000-0003-2335-1543"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"S. Vassiliadis","raw_affiliation_strings":["Electrical Engineering, Mathematics and Computer Science Department, Delft University of Technnology, Delft, Netherlands"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering, Mathematics and Computer Science Department, Delft University of Technnology, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5086798411"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":0.7899,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.70598982,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"575","last_page":"581"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8270708322525024},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.8002347350120544},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.6379134654998779},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6277346014976501},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6172139048576355},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5948574542999268},{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.54557204246521},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.5043712854385376},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4919116497039795},{"id":"https://openalex.org/keywords/texas-instruments-davinci","display_name":"Texas Instruments DaVinci","score":0.48865416646003723},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.4700060486793518},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.46531346440315247},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.4270825982093811},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4191201329231262},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32379525899887085},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3099636733531952},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.26419001817703247},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.2524266839027405},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.1563670039176941},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.09335079789161682}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8270708322525024},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.8002347350120544},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.6379134654998779},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6277346014976501},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6172139048576355},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5948574542999268},{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.54557204246521},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.5043712854385376},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4919116497039795},{"id":"https://openalex.org/C45549533","wikidata":"https://www.wikidata.org/wiki/Q7707766","display_name":"Texas Instruments DaVinci","level":4,"score":0.48865416646003723},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.4700060486793518},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.46531346440315247},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.4270825982093811},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4191201329231262},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32379525899887085},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3099636733531952},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.26419001817703247},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.2524266839027405},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.1563670039176941},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.09335079789161682},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2004.1358889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1484578948","https://openalex.org/W1546410531","https://openalex.org/W1972946779","https://openalex.org/W1981689635","https://openalex.org/W1993589577","https://openalex.org/W2008862080","https://openalex.org/W2067096317","https://openalex.org/W2069959892","https://openalex.org/W2111501973","https://openalex.org/W2116059343","https://openalex.org/W2128215251","https://openalex.org/W2149743155","https://openalex.org/W3151881369","https://openalex.org/W4247911538"],"related_works":["https://openalex.org/W2224540060","https://openalex.org/W2145303974","https://openalex.org/W2105594083","https://openalex.org/W2128998116","https://openalex.org/W2166282436","https://openalex.org/W3144732534","https://openalex.org/W2166022057","https://openalex.org/W2170960709","https://openalex.org/W3187804951","https://openalex.org/W2169359484"],"abstract_inverted_index":{"General":[0],"purpose":[1,22],"processors":[2,33,49],"have":[3,19,50,58],"utilized":[4],"complex":[5],"and":[6,66,102,109],"energy":[7],"inefficient":[8],"techniques":[9,104],"to":[10,40,64,77],"accelerate":[11],"performance.":[12],"In":[13,80],"embedded":[14,31],"DSP":[15,32,96],"designs,":[16],"power":[17,87,107,115],"constraints":[18],"precluded":[20],"general":[21],"microarchitectural":[23],"techniques.":[24],"Rather":[25],"than":[26],"minimize":[27],"average":[28],"execution":[29,38],"time,":[30],"require":[34],"the":[35],"worst":[36],"case":[37],"time":[39],"be":[41],"minimized.":[42],"Subsequently,":[43],"very":[44],"long":[45],"instruction":[46],"word":[47],"(VLIW)":[48],"been":[51],"employed,":[52],"but":[53],"architecturally":[54],"visible":[55],"side":[56],"effects":[57],"imposed":[59],"restrictions":[60],"on":[61],"parallelism":[62],"due":[63],"interrupt":[65],"latency":[67],"considerations":[68],"-":[69],"particularly":[70],"if":[71],"all":[72],"loads":[73],"must":[74],"complete":[75],"prior":[76],"servicing":[78],"interrupts.":[79],"this":[81],"paper,":[82],"we":[83],"present":[84],"a":[85],"low":[86,114],"multithreaded":[88],"interlocked":[89],"(transparent)":[90],"microarchitecture":[91],"capable":[92],"of":[93],"parallelizing":[94],"non-associative":[95],"arithmetic.":[97],"We":[98],"describe":[99],"specific":[100],"memory":[101],"logic":[103],"for":[105],"reducing":[106],"dissipation":[108],"discuss":[110],"how":[111],"multithreading":[112],"enables":[113],"optimization.":[116]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}