{"id":"https://openalex.org/W2121348282","doi":"https://doi.org/10.1109/cicc.2004.1358875","title":"Linearity enhancement techniques in low OSR, high clock rate multi-bit continuous-time sigma-delta modulators","display_name":"Linearity enhancement techniques in low OSR, high clock rate multi-bit continuous-time sigma-delta modulators","publication_year":2004,"publication_date":"2004-11-30","ids":{"openalex":"https://openalex.org/W2121348282","doi":"https://doi.org/10.1109/cicc.2004.1358875","mag":"2121348282"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2004.1358875","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358875","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082932006","display_name":"Susana Pat\u00f3n","orcid":"https://orcid.org/0000-0003-0911-2642"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"S. Paton","raw_affiliation_strings":["Universidad Carlos III, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad Carlos III, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072858781","display_name":"T. Poscher","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. Poscher","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084642569","display_name":"A. Di Giandomenico","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"A. Di Giandomenico","raw_affiliation_strings":["Infineon Technologies, Design Center Villach, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Design Center Villach, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045930222","display_name":"K. Kolhaupt","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"K. Kolhaupt","raw_affiliation_strings":["Infineon Technologies, Design Center Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Design Center Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100614402","display_name":"Luis Hern\u00e1ndez","orcid":"https://orcid.org/0000-0002-0433-2032"},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"L. Hernandez","raw_affiliation_strings":["Universidad Carlos III, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad Carlos III, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031697378","display_name":"Andreas Wiesbauer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"A. Wiesbauer","raw_affiliation_strings":["Infineon Technologies, Design Center Villach, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Design Center Villach, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037630143","display_name":"Martin Clara","orcid":"https://orcid.org/0000-0001-6991-3391"},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"M. Clara","raw_affiliation_strings":["Infineon Technologies, Design Center Villach, Villach, Austria"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies, Design Center Villach, Villach, Austria","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084346707","display_name":"Ra\u00fal Sosa San Frutos","orcid":null},"institutions":[{"id":"https://openalex.org/I50357001","display_name":"Universidad Carlos III de Madrid","ror":"https://ror.org/03ths8210","country_code":"ES","type":"education","lineage":["https://openalex.org/I50357001"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Frutos","raw_affiliation_strings":["Universidad Carlos III, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Universidad Carlos III, Madrid, Spain","institution_ids":["https://openalex.org/I50357001"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5082932006"],"corresponding_institution_ids":["https://openalex.org/I50357001"],"apc_list":null,"apc_paid":null,"fwci":0.5723,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.70114026,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"35","issue":null,"first_page":"527","last_page":"530"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.8519741296768188},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.8380858898162842},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6499317288398743},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5653434991836548},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.5563355684280396},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5077112913131714},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.4307732582092285},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18602389097213745},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11100277304649353}],"concepts":[{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.8519741296768188},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.8380858898162842},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6499317288398743},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5653434991836548},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.5563355684280396},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5077112913131714},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.4307732582092285},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18602389097213745},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11100277304649353},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2004.1358875","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358875","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6200000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W118952169","https://openalex.org/W1509148781","https://openalex.org/W1531446014","https://openalex.org/W1570940819","https://openalex.org/W1600634902","https://openalex.org/W1757777378","https://openalex.org/W2012204534","https://openalex.org/W2052225753","https://openalex.org/W2100755568","https://openalex.org/W2144615663","https://openalex.org/W4205102485","https://openalex.org/W6653504118"],"related_works":["https://openalex.org/W2159595243","https://openalex.org/W1991579521","https://openalex.org/W2124502750","https://openalex.org/W580081827","https://openalex.org/W2542642610","https://openalex.org/W2143648845","https://openalex.org/W2139704386","https://openalex.org/W2045927891","https://openalex.org/W1983681065","https://openalex.org/W2472844485"],"abstract_inverted_index":{"This":[0],"paper":[1],"evaluates":[2],"two":[3,51,66],"techniques":[4],"to":[5,32],"improve":[6],"the":[7,10,27,33,42,50,65],"linearity":[8],"of":[9,26,35,44,72,85],"main":[11],"feedback":[12],"D/A":[13,28],"converter":[14,29],"in":[15],"multi-bit":[16],"continuous-time":[17],"sigma-delta":[18],"modulators":[19],"(CT-SDM).":[20],"A":[21],"self-calibrated":[22],"current-steering":[23],"(SCCS)":[24],"implementation":[25],"is":[30],"compared":[31],"usage":[34],"a":[36,69],"data-weighted":[37],"averaging":[38],"(DWA)":[39,75],"algorithm":[40],"on":[41],"selection":[43],"uncalibrated":[45],"D/A-elements.":[46],"Two":[47],"test-chips":[48],"including":[49],"different":[52],"solutions":[53],"are":[54,59],"presented":[55],"and":[56,76],"measurement":[57],"results":[58],"compared.":[60],"Clocked":[61],"at":[62],"300":[63],"MHz,":[64],"CT-SDMs":[67],"achieve":[68],"dynamic":[70],"range":[71],"67":[73],"dB":[74,78],"70":[77],"(SCCS),":[79],"respectively,":[80],"over":[81],"an":[82],"analog":[83],"bandwidth":[84],"15":[86],"MHz.":[87]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}