{"id":"https://openalex.org/W2147520163","doi":"https://doi.org/10.1109/cicc.2004.1358863","title":"Efficient capacitance extraction method for interconnects with dummy fills","display_name":"Efficient capacitance extraction method for interconnects with dummy fills","publication_year":2004,"publication_date":"2004-11-30","ids":{"openalex":"https://openalex.org/W2147520163","doi":"https://doi.org/10.1109/cicc.2004.1358863","mag":"2147520163"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2004.1358863","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358863","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108583073","display_name":"A. Kurokawa","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]},{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"A. Kurokawa","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Kanagawa, Japan","Waseda University, Kitakyushu, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210125918"]},{"raw_affiliation_string":"Waseda University, Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067005883","display_name":"Toshiki Kanamoto","orcid":"https://orcid.org/0000-0002-6326-6960"},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Kanamoto","raw_affiliation_strings":["Renesas Technology Corporation, Hyogo, Japan"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation, Hyogo, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014060524","display_name":"Akira Kasebe","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154963","display_name":"Lintec Corporation (Japan)","ror":"https://ror.org/04qrdn471","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210154963"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Kasebe","raw_affiliation_strings":["Meitec Corporation, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Meitec Corporation, Tokyo, Japan","institution_ids":["https://openalex.org/I4210154963"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101401697","display_name":"Yoshiyuki Inoue","orcid":"https://orcid.org/0000-0002-7272-1136"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Y. Inoue","raw_affiliation_strings":["Waseda University, Kitakyushu, Japan"],"affiliations":[{"raw_affiliation_string":"Waseda University, Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066616733","display_name":"H. Masuda","orcid":"https://orcid.org/0000-0002-5553-9201"},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Masuda","raw_affiliation_strings":["Semiconductor Technology Academic Research Center, Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Technology Academic Research Center, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210125918"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5108583073"],"corresponding_institution_ids":["https://openalex.org/I150744194","https://openalex.org/I4210125918"],"apc_list":null,"apc_paid":null,"fwci":3.4337,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":{"value":0.92165277,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"485","last_page":"488"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11301","display_name":"Advanced Surface Polishing Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11301","display_name":"Advanced Surface Polishing Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.8619360327720642},{"id":"https://openalex.org/keywords/chemical-mechanical-planarization","display_name":"Chemical-mechanical planarization","score":0.841977596282959},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.6622610092163086},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6618902087211609},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.6098182797431946},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.5748050212860107},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5502498149871826},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5160779356956482},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5127630829811096},{"id":"https://openalex.org/keywords/capacitive-coupling","display_name":"Capacitive coupling","score":0.44100192189216614},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3826051950454712},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3017171621322632},{"id":"https://openalex.org/keywords/polishing","display_name":"Polishing","score":0.26195400953292847},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23902222514152527},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1607295274734497},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.16051411628723145},{"id":"https://openalex.org/keywords/electrode","display_name":"Electrode","score":0.11077091097831726},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10394200682640076},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08561322093009949}],"concepts":[{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.8619360327720642},{"id":"https://openalex.org/C180088628","wikidata":"https://www.wikidata.org/wiki/Q1069404","display_name":"Chemical-mechanical planarization","level":3,"score":0.841977596282959},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.6622610092163086},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6618902087211609},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.6098182797431946},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.5748050212860107},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5502498149871826},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5160779356956482},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5127630829811096},{"id":"https://openalex.org/C68278764","wikidata":"https://www.wikidata.org/wiki/Q444167","display_name":"Capacitive coupling","level":3,"score":0.44100192189216614},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3826051950454712},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3017171621322632},{"id":"https://openalex.org/C138113353","wikidata":"https://www.wikidata.org/wiki/Q611639","display_name":"Polishing","level":2,"score":0.26195400953292847},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23902222514152527},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1607295274734497},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.16051411628723145},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.11077091097831726},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10394200682640076},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08561322093009949},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2004.1358863","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358863","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1548980110","https://openalex.org/W1931711243","https://openalex.org/W1948124110","https://openalex.org/W2067035452","https://openalex.org/W2108368155","https://openalex.org/W2137132522","https://openalex.org/W2142782342","https://openalex.org/W2159655716","https://openalex.org/W2161615290","https://openalex.org/W2162354220","https://openalex.org/W2535372780","https://openalex.org/W4238098906","https://openalex.org/W4285719527","https://openalex.org/W6640232218","https://openalex.org/W6680965030","https://openalex.org/W6729155301"],"related_works":["https://openalex.org/W63447294","https://openalex.org/W1973000679","https://openalex.org/W2068547800","https://openalex.org/W2114312831","https://openalex.org/W3215101624","https://openalex.org/W4256385015","https://openalex.org/W2106005208","https://openalex.org/W3082795214","https://openalex.org/W2898981778","https://openalex.org/W2022229804"],"abstract_inverted_index":{"The":[0,47],"accuracy":[1],"of":[2,21,26,55,69,88,104,118,129,159],"parasitic":[3,75],"extraction":[4,120],"has":[5,94],"become":[6],"increasingly":[7],"important":[8],"for":[9,138,151],"system-on-chip":[10],"(SoC)":[11],"designs.":[12],"In":[13],"this":[14],"paper,":[15],"we":[16,83],"present":[17],"a":[18,152],"practical":[19,140],"method":[20,48,132,162],"dealing":[22],"with":[23,147],"the":[24,38,53,67,74,86,89,99,105,116,127,130,157,160],"influences":[25,68,97],"floating":[27],"dummy":[28,56,70,91,111],"metal":[29,57,71,92,112],"fills,":[30],"which":[31],"are":[32,114],"inserted":[33],"to":[34,60],"assist":[35],"planarization":[36],"by":[37,145],"chemical-mechanical":[39],"polishing":[40],"(CMP)":[41],"process,":[42],"in":[43,102],"extracting":[44],"interconnect":[45],"capacitances.":[46,109],"is":[49,133,163],"based":[50],"on":[51,73,107],"reducing":[52],"thicknesses":[54],"layers":[58],"according":[59],"electrical":[61],"field":[62],"theory.":[63],"We":[64,142],"also":[65,143],"clarify":[66],"fills":[72,93,113],"capacitance,":[76],"signal":[77],"delay,":[78],"and":[79],"crosstalk":[80],"noise.":[81],"Moreover,":[82],"address":[84],"that":[85,156],"existence":[87],"interlayer":[90],"more":[95,123],"significant":[96],"than":[98,124,135,165],"intralayer":[100],"dummies":[101],"terms":[103],"impact":[106],"coupling":[108],"When":[110],"ignored,":[115],"error":[117,128,158],"capacitance":[119,148],"can":[121],"be":[122],"30%,":[125],"whereas":[126],"proposed":[131,161],"less":[134,164],"about":[136],"10%":[137],"many":[139],"geometries.":[141],"demonstrate,":[144],"comparison":[146],"results":[149],"measured":[150],"90-nm":[153],"test":[154],"chip,":[155],"8%.":[166]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
