{"id":"https://openalex.org/W2146056883","doi":"https://doi.org/10.1109/cicc.2004.1358844","title":"Sequential synthesizable embedded programmable logic cores for system-on-chip","display_name":"Sequential synthesizable embedded programmable logic cores for system-on-chip","publication_year":2004,"publication_date":"2004-11-30","ids":{"openalex":"https://openalex.org/W2146056883","doi":"https://doi.org/10.1109/cicc.2004.1358844","mag":"2146056883"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2004.1358844","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358844","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059698808","display_name":"Andy Yan","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"A. Yan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Dept. of Electr. & Comput. Eng., British Columbia Univ., Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., British Columbia Univ., Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S.J.E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Dept. of Electr. & Comput. Eng., British Columbia Univ., Vancouver, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., British Columbia Univ., Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5059698808"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":1.3231,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.80601026,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"435","last_page":"438"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7029388546943665},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6120026111602783},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.6060529351234436},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5617020726203918},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.5452029705047607},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5241315960884094},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5189085602760315},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.46572086215019226},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4542260468006134},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4228413999080658},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4220411777496338},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3970154821872711},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.39456290006637573},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35260769724845886},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.28694307804107666},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1374485194683075}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7029388546943665},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6120026111602783},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.6060529351234436},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5617020726203918},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.5452029705047607},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5241315960884094},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5189085602760315},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.46572086215019226},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4542260468006134},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4228413999080658},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4220411777496338},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3970154821872711},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.39456290006637573},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35260769724845886},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.28694307804107666},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1374485194683075},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/cicc.2004.1358844","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358844","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.224.7766","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.224.7766","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.ubc.ca/%7Estevew/papers/pdf/cicc04.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1538922477","https://openalex.org/W1990161726","https://openalex.org/W2052067881","https://openalex.org/W2099502153","https://openalex.org/W2102872410","https://openalex.org/W2108030226","https://openalex.org/W2109656299","https://openalex.org/W2147419146","https://openalex.org/W2149518767","https://openalex.org/W2152896392","https://openalex.org/W2167711864","https://openalex.org/W2564921634","https://openalex.org/W3100068060"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3117015220","https://openalex.org/W3013792460","https://openalex.org/W2102777336","https://openalex.org/W3105918491","https://openalex.org/W2490069675","https://openalex.org/W2197466303","https://openalex.org/W1522436970","https://openalex.org/W4234601000","https://openalex.org/W2139569078"],"abstract_inverted_index":{"Previous":[0,21],"work":[1],"has":[2],"suggested":[3],"that":[4],"\"soft\"":[5],"synthesizable":[6],"programmable":[7],"logic":[8],"cores":[9],"can":[10],"efficiently":[11],"provide":[12],"small":[13],"amounts":[14],"of":[15,67],"post-fabrication":[16],"flexibility":[17],"to":[18,27,30,37,41,49],"integrated":[19],"circuits.":[20],"architectures":[22,40],"restrict":[23],"the":[24,28],"circuitry":[25],"assigned":[26],"core":[29],"be":[31],"combinational.":[32],"We":[33,45,59],"present":[34],"two":[35],"methods":[36,48],"enhance":[38],"these":[39,47],"support":[42],"sequential":[43],"logic.":[44],"apply":[46],"a":[50,62],"previously":[51],"developed":[52],"fabric,":[53],"and":[54,56],"optimize":[55],"compare":[57],"them.":[58],"also":[60],"describe":[61],"proof-of-concept":[63],"chip":[64],"employing":[65],"one":[66],"our":[68],"techniques.":[69]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}