{"id":"https://openalex.org/W2144788518","doi":"https://doi.org/10.1109/cicc.2004.1358819","title":"Process variation in nano-scale memories: failure analysis and process tolerant architecture","display_name":"Process variation in nano-scale memories: failure analysis and process tolerant architecture","publication_year":2004,"publication_date":"2004-11-30","ids":{"openalex":"https://openalex.org/W2144788518","doi":"https://doi.org/10.1109/cicc.2004.1358819","mag":"2144788518"},"language":"en","primary_location":{"id":"doi:10.1109/cicc.2004.1358819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006348328","display_name":"Amit Agarwal","orcid":"https://orcid.org/0000-0002-4220-3346"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Agarwal","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111972172","display_name":"Bipul C. Paul","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B.C. Paul","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031161187","display_name":"Kaushik Roy","orcid":"https://orcid.org/0009-0002-3375-2877"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Roy","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]},{"raw_affiliation_string":"Sch. of Electr. & Comput. engineering, Purdue Univ., West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006348328"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":2.6333,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.89942489,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"353","last_page":"356"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.8680437803268433},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.8005577325820923},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.716579794883728},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7106167078018188},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.675506055355072},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6189531683921814},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5815454125404358},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5313803553581238},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4909653961658478},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4724814295768738},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36248356103897095},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3463732898235321},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.21885225176811218},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.1605493724346161},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.14915400743484497},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.146124005317688},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1094282865524292}],"concepts":[{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.8680437803268433},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.8005577325820923},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.716579794883728},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7106167078018188},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.675506055355072},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6189531683921814},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5815454125404358},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5313803553581238},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4909653961658478},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4724814295768738},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36248356103897095},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3463732898235321},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.21885225176811218},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.1605493724346161},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.14915400743484497},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.146124005317688},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1094282865524292}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc.2004.1358819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc.2004.1358819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W1976267791"],"related_works":["https://openalex.org/W2119312496","https://openalex.org/W4247460323","https://openalex.org/W2537086382","https://openalex.org/W2107909712","https://openalex.org/W2153162275","https://openalex.org/W2079259690","https://openalex.org/W789543267","https://openalex.org/W2075972383","https://openalex.org/W2108986771","https://openalex.org/W2132842408"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"analyze":[4],"the":[5,11,35,61],"impact":[6],"of":[7],"process":[8,22,51],"variation":[9],"on":[10,55],"different":[12],"failure":[13],"mechanisms":[14],"in":[15,46,76],"SRAM":[16],"cells.":[17],"We":[18],"also":[19],"propose":[20],"a":[21,56],"tolerant":[23,38],"cache":[24,58],"architecture":[25],"suitable":[26],"for":[27],"high":[28],"performance":[29],"memory.":[30],"This":[31],"technique":[32,63],"surpasses":[33],"all":[34],"contemporary":[36],"fault":[37],"schemes":[39],"such":[40],"as":[41],"row/column":[42],"redundancy":[43],"and":[44],"ECC":[45],"handling":[47],"failures":[48],"due":[49],"to":[50,69],"variation.":[52],"Experimental":[53],"results":[54],"64K":[57],"show":[59],"that":[60],"proposed":[62],"can":[64],"achieve":[65],"94%":[66],"yield":[67,73],"compared":[68],"its":[70],"original":[71],"33%":[72],"(standard":[74],"cache)":[75],"45nm":[77],"predictive":[78],"technology.":[79]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}